{"as_of":"2026-08-09T16:05:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:0d146c9d3d0fb2d8a38e4a9836e6a7622f819e2aaa10377aa1f9a389bd80e199","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T22:23:39.449032Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1603.08059","last_updated":"2018-01-12T21:18:07Z","snapshot_observed_at":"2026-08-09T11:41:05.210020Z","submitted_at":"2016-03-26T00:25:37Z","title":"CVC Verilog Compiler -- Fast Complex Language Compilers Can be Simple","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1603.08059","snapshot_observed_at":"2026-08-01T22:23:39.449032Z","title":"CVC Verilog Compiler – Fast Complex Language Compilers Can be Simple","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.15782","last_updated":"2026-07-17T09:35:49Z","snapshot_observed_at":"2026-08-03T08:10:54.580672Z","submitted_at":"2026-07-17T09:35:49Z","title":"Vogls: a Fast Interactive Full-timing Simulator for Pre-silicon Power Side-Channel Analysis","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-01T22:23:39.449032Z"},"links":{"cited_paper":"/paper/1603.08059","citing_paper":"/paper/2607.15782"},"observation_digest":"sha256:8cda255e463f3ab373c8213b07d210666f879bf00b6d036e811f10b6c6b6f2a8","observation_id":"b7856683-bc4a-4cee-9c8c-d1a15060ec52","resolution":{"observed_at":"2026-08-01T22:23:39.449032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/1603.08059/citation-record","integrity":"/paper/1603.08059/integrity","json":"/paper/1603.08059/citation-record.json","paper":"/paper/1603.08059"},"outbound":[],"paper":{"arxiv_id":"1603.08059","last_updated":"2018-01-12T21:18:07Z","latest_version":2,"primary_category":"cs.PL","snapshot_observed_at":"2026-08-09T11:41:05.210020Z","submitted_at":"2016-03-26T00:25:37Z","title":"CVC Verilog Compiler -- Fast Complex Language Compilers Can be Simple"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:1603.08059."}