{"as_of":"2026-08-11T10:36:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c22262b3a415e5e6f9cb06a8425d5617fd0007483d7f33c9f43b306475844c39","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-03T13:41:13.227554Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1801.04255","last_updated":"2019-12-05T00:55:14Z","snapshot_observed_at":"2026-08-06T21:09:56.406633Z","submitted_at":"2018-01-12T18:09:33Z","title":"Three-dimensional surface codes: Transversal gates and fault-tolerant architectures","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1801.04255","snapshot_observed_at":"2026-08-03T13:41:13.227554Z","title":"Three-dimensional surface codes: Transversal gates and fault-tolerant architectures,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2512.23799","last_updated":"2026-05-25T05:55:56Z","snapshot_observed_at":"2026-08-08T11:02:07.503105Z","submitted_at":"2025-12-29T19:00:05Z","title":"Efficient simulation of logical magic state preparation protocols","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-03T13:41:13.227554Z"},"links":{"cited_paper":"/paper/1801.04255","citing_paper":"/paper/2512.23799"},"observation_digest":"sha256:99d78f9dff4d8c5b83b8843d894955cdcadfa8db51dc1c71b8b195111bc38bf5","observation_id":"fffb238b-8f09-4dbe-8ba4-e0fcfb6dc6e9","resolution":{"observed_at":"2026-08-03T13:41:13.227554Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1801.04255","last_updated":"2019-12-05T00:55:14Z","snapshot_observed_at":"2026-08-06T21:09:56.406633Z","submitted_at":"2018-01-12T18:09:33Z","title":"Three-dimensional surface codes: Transversal gates and fault-tolerant architectures","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1801.04255","snapshot_observed_at":"2026-07-11T20:48:28.471997Z","title":"Browne,Three-dimensional surface codes: Transversal gates and fault-tolerant architectures,Phys","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.04227","last_updated":"2026-07-05T11:01:11Z","snapshot_observed_at":"2026-08-01T21:04:09.449160Z","submitted_at":"2026-07-05T11:01:11Z","title":"Genuine Multipartite Entanglement between Logical Qubits via Cross-Code Lattice Surgery","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-07-11T20:48:28.471997Z"},"links":{"cited_paper":"/paper/1801.04255","citing_paper":"/paper/2607.04227"},"observation_digest":"sha256:f2e2b15a699448bef6f9c620830d15d57e2aa420623e39340a85ba61a5e8948c","observation_id":"3be8ccaf-467b-4f5d-b265-03d7476b1c76","resolution":{"observed_at":"2026-07-11T20:48:28.471997Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/1801.04255/citation-record","integrity":"/paper/1801.04255/integrity","json":"/paper/1801.04255/citation-record.json","paper":"/paper/1801.04255"},"outbound":[],"paper":{"arxiv_id":"1801.04255","last_updated":"2019-12-05T00:55:14Z","latest_version":2,"primary_category":"quant-ph","snapshot_observed_at":"2026-08-06T21:09:56.406633Z","submitted_at":"2018-01-12T18:09:33Z","title":"Three-dimensional surface codes: Transversal gates and fault-tolerant architectures"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:1801.04255."}