{"as_of":"2026-08-07T01:39:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9674741219c1ec499b1a7610109ef766064335ddd174283e38d345038374864c","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-06T06:34:29.942622+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-27T07:14:52.640891Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-03T14:08:21.712573Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1803.04014","last_updated":"2018-03-11T18:55:29Z","snapshot_observed_at":"2026-07-06T06:27:42.036363Z","submitted_at":"2018-03-11T18:55:29Z","title":"NVIDIA Tensor Core Programmability, Performance & Precision","version":1},"cited_work":{"arxiv_id":"1803.04014","doi":null,"metadata_source":"pith","pith_arxiv_id":"1803.04014","snapshot_observed_at":"2026-07-03T14:08:21.712573Z","title":"NVIDIA Tensor Core Programmability, Performance & Precision","venue":"cs.DC","work_id":"783b4e01-c5e1-4dbf-8801-957ba6d5da93","year":2018},"citing_paper":{"arxiv_id":"2606.12765","last_updated":"2026-06-11T00:10:23Z","snapshot_observed_at":"2026-07-06T23:51:35.904251Z","submitted_at":"2026-06-11T00:10:23Z","title":"Rigel: Reverse-Engineering the Metal 4.1 Tensor Compute Path on the Apple M4 Max GPU","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-27T07:14:52.640891Z"},"links":{"cited_paper":"/paper/1803.04014","citing_paper":"/paper/2606.12765"},"observation_digest":"sha256:e2f41deda2b46ba4441114c3ac66eded0d06b5b113b4f18b739bd64267785614","observation_id":"7b9390fc-1268-4acb-9e52-77861aa99626","resolution":{"observed_at":"2026-07-03T14:08:21.713769Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1803.04014/citation-record","integrity":"/paper/1803.04014/integrity","json":"/paper/1803.04014/citation-record.json","paper":"/paper/1803.04014"},"outbound":[],"paper":{"arxiv_id":"1803.04014","last_updated":"2018-03-11T18:55:29Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-07-06T06:27:42.036363Z","submitted_at":"2018-03-11T18:55:29Z","title":"NVIDIA Tensor Core Programmability, Performance & Precision"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:1803.04014."}