{"as_of":"2026-08-11T16:24:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f8c178f20e0abb7b171be4857c207a5163c27d562ac21f91ecd80ff071fde5df","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":7,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":7,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T11:49:42.061774Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-09T18:46:26.497290Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-08-11T11:49:42.061774Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.14933","last_updated":"2024-12-19T15:10:31Z","snapshot_observed_at":"2026-08-11T11:45:18.756327Z","submitted_at":"2024-12-19T15:10:31Z","title":"Cirbo: A New Tool for Boolean Circuit Analysis and Synthesis","version":1},"reference_index":18,"source":"arxiv_source","source_observed_at":"2026-08-11T11:49:42.061774Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2412.14933"},"observation_digest":"sha256:83b289e5d3e79fa69f18015ee4fc739f0445736c667ade6e862d531fc6a0abb8","observation_id":"1dcfad23-857f-4ea6-b1d1-7021c85c5ae4","resolution":{"observed_at":"2026-08-11T11:49:42.061774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-08-10T16:27:04.057227Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.13262","last_updated":"2025-01-22T22:54:13Z","snapshot_observed_at":"2026-08-10T16:16:54.315592Z","submitted_at":"2025-01-22T22:54:13Z","title":"ASDF: A Compiler for Qwerty, a Basis-Oriented Quantum Programming Language","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-10T16:27:04.057227Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2501.13262"},"observation_digest":"sha256:013ceadcf23bc95185e8f2a523c9293f659b3a27e356c44f39317c63bfa4edae","observation_id":"601c9b33-cffe-4ff1-bf86-1d6e1df0675b","resolution":{"observed_at":"2026-08-10T16:27:04.057227Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-08-07T00:39:34.154130Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12883","last_updated":"2025-06-15T15:27:51Z","snapshot_observed_at":"2026-08-09T05:01:30.834633Z","submitted_at":"2025-06-15T15:27:51Z","title":"Cut Tracing with E-Graphs for Boolean FHE Circuit Synthesis","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T00:39:34.154130Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2506.12883"},"observation_digest":"sha256:71fe46d746b5dbb1d53a92d83f521d1dbaf888721c3c506f7b8e33d5cfde009b","observation_id":"bbf82363-c9ce-44a5-8df8-1b273d503c64","resolution":{"observed_at":"2026-08-07T00:39:34.154130Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-08-06T17:29:20.390547Z","title":"The epfl logic synthesis libraries","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2507.10912","last_updated":"2025-07-15T02:08:36Z","snapshot_observed_at":"2026-08-09T05:02:10.993186Z","submitted_at":"2025-07-15T02:08:36Z","title":"Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T17:29:20.390547Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2507.10912"},"observation_digest":"sha256:68ecfe7c48dc14e1bfc8c85228b802708eb804cc57cf6253fde5525fce5df174","observation_id":"1694d0d3-c9b1-49d4-be20-05eebe20e94d","resolution":{"observed_at":"2026-08-06T17:29:20.390547Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-08-06T14:44:51.127255Z","title":"The EPFL logic synthesis libraries, June 2022","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.18179","last_updated":"2025-07-24T08:26:33Z","snapshot_observed_at":"2026-08-09T05:01:31.330208Z","submitted_at":"2025-07-24T08:26:33Z","title":"Explicit Sign-Magnitude Encoders Enable Power-Efficient Multipliers","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T14:44:51.127255Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2507.18179"},"observation_digest":"sha256:e76c1526fe870d91037deccca4d42627acb728afa95e953ff74fc0c0bed4bf98","observation_id":"8da8ea28-be64-49f1-bb2e-c156ceab31bc","resolution":{"observed_at":"2026-08-06T14:44:51.127255Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":"1805.05121","doi":null,"metadata_source":"pith","pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-07-09T18:46:26.497290Z","title":"The EPFL Logic Synthesis Libraries","venue":"cs.LO","work_id":"af3bf4b9-5e8d-49e3-a156-fb20113ddbc7","year":2018},"citing_paper":{"arxiv_id":"2606.06530","last_updated":"2026-06-19T08:28:31Z","snapshot_observed_at":"2026-07-30T05:17:42.434726Z","submitted_at":"2026-06-03T12:54:32Z","title":"RTLScout: Joint Agentic Code and Synthesis Optimization for Efficient Digital Circuits","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-06-28T03:58:14.042598Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2606.06530"},"observation_digest":"sha256:ad165588b2be8b636bf58aeb0a10ed0610cd02a83e8f3d50a78fa87d9ebab2b1","observation_id":"c8627dc8-825b-4e84-9f2b-d8af9bc0cc7a","resolution":{"observed_at":"2026-07-02T11:26:54.346386Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries","version":3},"cited_work":{"arxiv_id":"1805.05121","doi":null,"metadata_source":"pith","pith_arxiv_id":"1805.05121","snapshot_observed_at":"2026-07-09T18:46:26.497290Z","title":"The EPFL Logic Synthesis Libraries","venue":"cs.LO","work_id":"af3bf4b9-5e8d-49e3-a156-fb20113ddbc7","year":2018},"citing_paper":{"arxiv_id":"2607.07164","last_updated":"2026-07-08T08:56:24Z","snapshot_observed_at":"2026-08-03T21:24:45.365103Z","submitted_at":"2026-07-08T08:56:24Z","title":"Miter-Aware LUT Mapping: Aligning Structure and Solvability for Efficient Logic Equivalence Checking","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-07-09T18:43:56.800134Z"},"links":{"cited_paper":"/paper/1805.05121","citing_paper":"/paper/2607.07164"},"observation_digest":"sha256:2da8e6f2c91054f6de8dd76e5dc2127373aac559a391e0a6d4bb34360b6c4b6b","observation_id":"7a48e455-9b0e-4855-a757-110bf73e0fd5","resolution":{"observed_at":"2026-07-09T18:46:26.498796Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1805.05121/citation-record","integrity":"/paper/1805.05121/integrity","json":"/paper/1805.05121/citation-record.json","paper":"/paper/1805.05121"},"outbound":[],"paper":{"arxiv_id":"1805.05121","last_updated":"2022-06-03T09:33:52Z","latest_version":3,"primary_category":"cs.LO","snapshot_observed_at":"2026-08-06T23:04:31.677224Z","submitted_at":"2018-05-14T11:34:47Z","title":"The EPFL Logic Synthesis Libraries"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 7 inbound Pith citation observations for arXiv:1805.05121."}