{"as_of":"2026-08-09T10:48:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7748819d7fd3535e1d3af34f7d05dbf4d6974ca238319ceaf4e3a2ca1ea2a774","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T15:43:04.258020Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-07T15:43:07.908857Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1811.02187","last_updated":"2019-04-15T00:35:30Z","snapshot_observed_at":"2026-07-06T07:12:55.162096Z","submitted_at":"2018-11-06T06:47:00Z","title":"Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators","version":2},"cited_work":{"arxiv_id":"1811.02187","doi":null,"metadata_source":"pith","pith_arxiv_id":"1811.02187","snapshot_observed_at":"2026-08-07T15:43:07.908857Z","title":"Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators","venue":"cs.NE","work_id":"9cb96a7e-949b-4e00-a7c0-a2d2400f5688","year":2018},"citing_paper":{"arxiv_id":"2505.14303","last_updated":"2026-07-15T16:03:28Z","snapshot_observed_at":"2026-08-07T15:34:41.909989Z","submitted_at":"2025-05-20T12:54:48Z","title":"Optimizing Binary and Ternary Neural Network Inference on RRAM Crossbars using CIM-Explorer","version":3},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T15:43:04.258020Z"},"links":{"cited_paper":"/paper/1811.02187","citing_paper":"/paper/2505.14303"},"observation_digest":"sha256:f9f963b81914ff0f7fd69b1a5f7763ee40a72783aa84a5174c4e4fa9acaaacb6","observation_id":"d1dbc56c-7cb3-48f5-958f-b5d633729a87","resolution":{"observed_at":"2026-08-07T15:43:08.043244Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1811.02187/citation-record","integrity":"/paper/1811.02187/integrity","json":"/paper/1811.02187/citation-record.json","paper":"/paper/1811.02187"},"outbound":[],"paper":{"arxiv_id":"1811.02187","last_updated":"2019-04-15T00:35:30Z","latest_version":2,"primary_category":"cs.NE","snapshot_observed_at":"2026-07-06T07:12:55.162096Z","submitted_at":"2018-11-06T06:47:00Z","title":"Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:1811.02187."}