{"as_of":"2026-08-16T14:14:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:64624d5b99962effae36eb2170049a902962da6fb83d0a008401a5aa49a5b568","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T14:06:26.396920Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-14T14:06:26.699734Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1902.05333","last_updated":"2019-02-24T12:59:20Z","snapshot_observed_at":"2026-08-14T17:16:24.716157Z","submitted_at":"2019-02-14T12:56:33Z","title":"Protect Your Chip Design Intellectual Property: An Overview","version":3},"cited_work":{"arxiv_id":"1902.05333","doi":null,"metadata_source":"pith","pith_arxiv_id":"1902.05333","snapshot_observed_at":"2026-08-14T14:06:26.699734Z","title":"Protect Your Chip Design Intellectual Property: An Overview","venue":"cs.CR","work_id":"e198c161-56fb-458d-9a04-9e058d431249","year":2019},"citing_paper":{"arxiv_id":"1908.03925","last_updated":"2019-08-11T15:45:49Z","snapshot_observed_at":"2026-08-16T03:40:43.103750Z","submitted_at":"2019-08-11T15:45:49Z","title":"A Modern Approach to IP Protection and Trojan Prevention: Split Manufacturing for 3D ICs and Obfuscation of Vertical Interconnects","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-14T14:06:26.396920Z"},"links":{"cited_paper":"/paper/1902.05333","citing_paper":"/paper/1908.03925"},"observation_digest":"sha256:79b431023a115bbfc7c28b1eddecd3eff4d4ad682e771afb660ae84bbead344b","observation_id":"bcf021db-123f-4b95-b37f-6ac0dcf0f8ed","resolution":{"observed_at":"2026-08-14T14:06:26.707770Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1902.05333/citation-record","integrity":"/paper/1902.05333/integrity","json":"/paper/1902.05333/citation-record.json","paper":"/paper/1902.05333"},"outbound":[],"paper":{"arxiv_id":"1902.05333","last_updated":"2019-02-24T12:59:20Z","latest_version":3,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-14T17:16:24.716157Z","submitted_at":"2019-02-14T12:56:33Z","title":"Protect Your Chip Design Intellectual Property: An Overview"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:1902.05333."}