{"as_of":"2026-08-07T03:26:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:08540c676af185f02731fed3a6810a7243635dfe646cda7592cc9ddcacd92eec","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":8,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":8,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-06T06:34:29.942622+00:00","state":"measured"},{"denominator":8,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":8,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T17:31:26.853075Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-03T14:08:21.715092Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-08-06T17:31:26.853075Z","title":"Available: http://arxiv.org/abs/1903.07486","venue":null,"work_id":null,"year":1903},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-06T17:22:44.239952Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.853075Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:0046afa190eaba2a0d8386125d621623740d5552d26a6e40577077c82d873c72","observation_id":"22e3f90b-8e0d-4004-9cad-73c0ce5543ac","resolution":{"observed_at":"2026-08-06T17:31:26.853075Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-08-05T16:03:34.362212Z","title":"Dissecting the nvidia turing t4 gpu via microbenchmark- ing,","venue":null,"work_id":null,"year":1903},"citing_paper":{"arxiv_id":"2508.19087","last_updated":"2025-08-26T14:48:29Z","snapshot_observed_at":"2026-08-06T07:50:02.566939Z","submitted_at":"2025-08-26T14:48:29Z","title":"APT-LLM: Exploiting Arbitrary-Precision Tensor Core Computing for LLM Acceleration","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-05T16:03:34.362212Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2508.19087"},"observation_digest":"sha256:651104540c310fe7be6a185bcac1508240b0cace61d119336cd56f077359e181","observation_id":"ddd27145-4aa4-4b4e-bd39-8a1262afe34b","resolution":{"observed_at":"2026-08-05T16:03:34.362212Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":"1903.07486","doi":null,"metadata_source":"pith","pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-07-03T14:08:21.715092Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","venue":"cs.DC","work_id":"5e43606b-d607-4c41-adca-bdaa8da939b9","year":2019},"citing_paper":{"arxiv_id":"2604.19342","last_updated":"2026-04-21T11:25:22Z","snapshot_observed_at":"2026-07-06T23:06:02.635464Z","submitted_at":"2026-04-21T11:25:22Z","title":"Are Large Language Models Economically Viable for Industry Deployment?","version":1},"reference_index":14,"source":"arxiv_source","source_observed_at":"2026-05-10T02:28:12.686424Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2604.19342"},"observation_digest":"sha256:33fd7c038bb6f6088f148a3106a201bea7c8fed945566a791b6bb5e0e558f463","observation_id":"de62ce88-8ba5-42b1-bfdd-7fdfe73d05e5","resolution":{"observed_at":"2026-05-11T13:01:19.236481Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":"1903.07486","doi":null,"metadata_source":"pith","pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-07-03T14:08:21.715092Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","venue":"cs.DC","work_id":"5e43606b-d607-4c41-adca-bdaa8da939b9","year":2019},"citing_paper":{"arxiv_id":"2605.08913","last_updated":"2026-05-14T11:50:32Z","snapshot_observed_at":"2026-08-02T22:02:14.182961Z","submitted_at":"2026-05-09T12:26:36Z","title":"Non-Monotonic Latency in Apple MPS Decoding: KV Cache Interactions and Execution Regimes","version":1},"reference_index":23,"source":"arxiv_source","source_observed_at":"2026-05-12T01:53:36.091037Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2605.08913"},"observation_digest":"sha256:9648bfbc8141bc60d3746dc16c93f5af428d5b97e62629a021873a8cbfa79302","observation_id":"0f223464-4502-452f-bbac-12f3e255a74f","resolution":{"observed_at":"2026-05-12T07:46:42.731369Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":"1903.07486","doi":null,"metadata_source":"pith","pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-07-03T14:08:21.715092Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","venue":"cs.DC","work_id":"5e43606b-d607-4c41-adca-bdaa8da939b9","year":2019},"citing_paper":{"arxiv_id":"2605.08913","last_updated":"2026-05-14T11:50:32Z","snapshot_observed_at":"2026-08-02T22:02:14.182961Z","submitted_at":"2026-05-09T12:26:36Z","title":"Non-Monotonic Latency in Apple MPS Decoding: KV Cache Interactions and Execution Regimes","version":2},"reference_index":23,"source":"arxiv_source","source_observed_at":"2026-05-15T05:05:12.267070Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2605.08913"},"observation_digest":"sha256:ce613b1aae5f33e742c5db19eb24ba56ca059c573accf50b3535ec5052c1e92d","observation_id":"c6768e14-ded2-4fb7-a511-2d2dd99410de","resolution":{"observed_at":"2026-05-15T05:09:46.094543Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":"1903.07486","doi":null,"metadata_source":"pith","pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-07-03T14:08:21.715092Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","venue":"cs.DC","work_id":"5e43606b-d607-4c41-adca-bdaa8da939b9","year":2019},"citing_paper":{"arxiv_id":"2606.12765","last_updated":"2026-06-11T00:10:23Z","snapshot_observed_at":"2026-07-06T23:51:35.904251Z","submitted_at":"2026-06-11T00:10:23Z","title":"Rigel: Reverse-Engineering the Metal 4.1 Tensor Compute Path on the Apple M4 Max GPU","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-06-27T07:14:52.640891Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2606.12765"},"observation_digest":"sha256:4f120d73e099e2850faebb246dbe4c4e900fdc18432831681bd8805aaf7d6f73","observation_id":"88a03382-9742-434e-88f5-5abbdf9d8184","resolution":{"observed_at":"2026-07-03T14:08:21.716274Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-08-01T11:22:36.709673Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.19922","last_updated":"2026-07-22T08:53:09Z","snapshot_observed_at":"2026-08-06T04:07:26.205368Z","submitted_at":"2026-07-22T08:53:09Z","title":"DGNA: Dissecting GPU NUMA Architecture through Microbenchmarking and Data Analysis","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-01T11:22:36.709673Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2607.19922"},"observation_digest":"sha256:1f36b6fd9543f302c0271babc15b5d47564ee8a0b7325a05113d6e70546abf22","observation_id":"19e44833-e29a-485d-af8b-97c847fa9e8d","resolution":{"observed_at":"2026-08-01T11:22:36.709673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-07-30T13:23:04.710427Z","title":"Dissecting the NVidia Turing T4 GPU via microbenchmarking,","venue":null,"work_id":null,"year":1903},"citing_paper":{"arxiv_id":"2607.23763","last_updated":"2026-07-26T17:17:42Z","snapshot_observed_at":"2026-08-03T16:27:18.173474Z","submitted_at":"2026-07-26T17:17:42Z","title":"Parallel Cascaded Recursive Filtering on Multi-Core CPUs and GPUs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-07-30T13:23:04.710427Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2607.23763"},"observation_digest":"sha256:8c9d185f6bb5878bcd7fb9a0bef78ccf0b7bc7715a318b507583fb20706a401c","observation_id":"00e52511-32b0-4d21-84dc-b89cbcbc2eff","resolution":{"observed_at":"2026-07-30T13:23:04.710427Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/1903.07486/citation-record","integrity":"/paper/1903.07486/integrity","json":"/paper/1903.07486/citation-record.json","paper":"/paper/1903.07486"},"outbound":[],"paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-06T14:02:49.634846Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 8 inbound Pith citation observations for arXiv:1903.07486."}