{"as_of":"2026-08-10T03:33:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:84a79f0050045e5896a349bce524c9e522bf84b1482c056c2ed9254e294d05b4","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T07:17:40.553160Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1903.10407","last_updated":"2019-03-25T15:40:21Z","snapshot_observed_at":"2026-07-06T07:41:28.065910Z","submitted_at":"2019-03-25T15:40:21Z","title":"Yosys+nextpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.10407","snapshot_observed_at":"2026-08-01T07:17:40.553160Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.27480","last_updated":"2026-07-29T21:44:57Z","snapshot_observed_at":"2026-08-07T23:10:50.080521Z","submitted_at":"2026-07-29T21:44:57Z","title":"Granite: A Modular Methodology for Foundational Verification of Hardware-Software Leakage Contracts","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-01T07:17:40.553160Z"},"links":{"cited_paper":"/paper/1903.10407","citing_paper":"/paper/2607.27480"},"observation_digest":"sha256:74fa200886671f35e543d51303e5362f194df732f0f8612eb12e1d7634f21cfd","observation_id":"a51fa990-822d-4944-9a7c-3d34c3950898","resolution":{"observed_at":"2026-08-01T07:17:40.553160Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/1903.10407/citation-record","integrity":"/paper/1903.10407/integrity","json":"/paper/1903.10407/citation-record.json","paper":"/paper/1903.10407"},"outbound":[],"paper":{"arxiv_id":"1903.10407","last_updated":"2019-03-25T15:40:21Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-07-06T07:41:28.065910Z","submitted_at":"2019-03-25T15:40:21Z","title":"Yosys+nextpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:1903.10407."}