{"as_of":"2026-08-10T06:58:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:fbbcfbaa520e7cafe8337a8dd354ae6c45c64038e1ba5e39f2aa18ba25cd34e9","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-03T16:38:11.406901Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":1,"source":"pith","source_observed_at":"2026-08-05T02:28:24.338817Z","state":"measured"}],"external_citation_measurements":[{"count":8,"observed_at":"2026-08-05T02:28:24.338817Z","source":"pith"}],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1904.00938","last_updated":"2019-04-01T16:20:05Z","snapshot_observed_at":"2026-07-06T07:43:06.427641Z","submitted_at":"2019-04-01T16:20:05Z","title":"LUTNet: Rethinking Inference in FPGA Soft Logic","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1904.00938","snapshot_observed_at":"2026-08-03T16:38:11.406901Z","title":"arXiv:1904.00938 [cs.LG] https://arxiv.org/abs/1904.00938","venue":null,"work_id":null,"year":1904},"citing_paper":{"arxiv_id":"2512.12850","last_updated":"2026-06-16T20:05:33Z","snapshot_observed_at":"2026-08-08T04:58:47.645156Z","submitted_at":"2025-12-14T21:29:10Z","title":"KANEL\\'E: Kolmogorov-Arnold Networks for Efficient LUT-based Evaluation","version":3},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-03T16:38:11.406901Z"},"links":{"cited_paper":"/paper/1904.00938","citing_paper":"/paper/2512.12850"},"observation_digest":"sha256:a6f8332fbef9379702331dd5508a0d574b0bfda9ee19524784c60e6176e7ed8d","observation_id":"a23ff049-62c3-4f2b-bcef-b1859b01ae35","resolution":{"observed_at":"2026-08-03T16:38:11.406901Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1904.00938","last_updated":"2019-04-01T16:20:05Z","snapshot_observed_at":"2026-07-06T07:43:06.427641Z","submitted_at":"2019-04-01T16:20:05Z","title":"LUTNet: Rethinking Inference in FPGA Soft Logic","version":1},"cited_work":{"arxiv_id":"1904.00938","doi":"10.48550/arxiv.1904.00938","metadata_source":"pith","pith_arxiv_id":"1904.00938","snapshot_observed_at":"2026-08-05T02:49:54.815029Z","title":"LUTNet: Rethinking Inference in FPGA Soft Logic","venue":"cs.LG","work_id":"a8391267-e0e2-49eb-adde-375e2bcb7891","year":2019},"citing_paper":{"arxiv_id":"2607.09399","last_updated":"2026-07-10T13:24:26Z","snapshot_observed_at":"2026-08-07T15:28:45.902572Z","submitted_at":"2026-07-10T13:24:26Z","title":"Fully Trainable Deep Differentiable Logic Gate Networks and Lookup Table Networks","version":1},"reference_index":17,"source":"arxiv_source","source_observed_at":"2026-07-13T03:18:58.883951Z"},"links":{"cited_paper":"/paper/1904.00938","citing_paper":"/paper/2607.09399"},"observation_digest":"sha256:a1f225ead7205047b84e490805cfedbb1412b5d390b91b0e6b4e939860359bea","observation_id":"1310200d-f523-4348-af12-eda6e69346bc","resolution":{"observed_at":"2026-07-13T03:19:17.413327Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-07-20T21:22:08.597703+00:00","source":"crossref_status_cache"},{"observed_at":"2026-07-20T21:22:08.597703+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1904.00938/citation-record","integrity":"/paper/1904.00938/integrity","json":"/paper/1904.00938/citation-record.json","paper":"/paper/1904.00938"},"outbound":[],"paper":{"arxiv_id":"1904.00938","last_updated":"2019-04-01T16:20:05Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-07-06T07:43:06.427641Z","submitted_at":"2019-04-01T16:20:05Z","title":"LUTNet: Rethinking Inference in FPGA Soft Logic"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:1904.00938."}