{"as_of":"2026-08-15T08:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d83ab6ccee48133e734b7d2b3a8549629ad28c14f8bbd7d4f8838ac3a21412c1","coverage":[{"denominator":54,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":54,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-25T09:14:14.428280Z","state":"measured"},{"denominator":55,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":55,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-25T09:14:14.428280Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-05-25T09:15:34.096604Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"cited_work":{"arxiv_id":"1907.02184","doi":null,"metadata_source":"pith","pith_arxiv_id":"1907.02184","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","venue":"cs.AR","work_id":"ec922103-e95c-4d82-a4d8-0afae763bbd5","year":2019},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"cited_paper":"/paper/1907.02184","citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:a24b2ac61ab287c7baf1d4aebbfa3a26c2878f21ba9112f5e1fcf2275938a969","observation_id":"6c5d20bf-848c-480c-b586-e244fd8ad78d","resolution":{"observed_at":"2026-05-25T09:15:34.100078Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1907.02184/citation-record","integrity":"/paper/1907.02184/integrity","json":"/paper/1907.02184/citation-record.json","paper":"/paper/1907.02184"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"cited_work":{"arxiv_id":"1907.02184","doi":null,"metadata_source":"pith","pith_arxiv_id":"1907.02184","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","venue":"cs.AR","work_id":"ec922103-e95c-4d82-a4d8-0afae763bbd5","year":2019},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"cited_paper":"/paper/1907.02184","citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:a24b2ac61ab287c7baf1d4aebbfa3a26c2878f21ba9112f5e1fcf2275938a969","observation_id":"6c5d20bf-848c-480c-b586-e244fd8ad78d","resolution":{"observed_at":"2026-05-25T09:15:34.100078Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A DRAM cache design has to balance multiple goals","venue":null,"work_id":"06c5c1b3-f4c9-4208-8db0-ac7fe15ad083","year":null},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:79df2aa4ee300f7cba06f2f8def4acbd3d8eb667dadf78c840434e0e0344cac2","observation_id":"6f549c14-1923-4a57-a083-3324309a1ef1","resolution":{"observed_at":"2026-05-25T09:15:34.892190Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"We extend USIMM to include a DRAM cache","venue":null,"work_id":"ea292e1e-008b-4f50-93dc-c861313844aa","year":2006},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:8d87cc14b9c36c5821b76d983ca4d75442c9412b33fe6de1d320ed3a37a56c22","observation_id":"a7b0b9f2-506b-4629-b4c8-11e0c454291f","resolution":{"observed_at":"2026-05-25T09:15:34.903093Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Predicted-Dirty","venue":null,"work_id":"77ea6af2-ad39-4fce-9701-b2d082a68ca9","year":null},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:6a2a0d18b8691709855d0257715c7ee5d4e5b4a793b30502d518bc0003b7f0b2","observation_id":"7e207e99-6760-4f02-a891-f35c5fe0fa8f","resolution":{"observed_at":"2026-05-25T09:15:34.880199Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"no DRAM cache","venue":null,"work_id":"b544964a-9da5-460c-b3cd-48b7739bc691","year":null},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:c97c7f974ccef04f279ccb9982e40196caa9902f6a00d32c394bc1c74e51c68f","observation_id":"2ec03ecf-0ec8-48e7-a1b4-877297f0c689","resolution":{"observed_at":"2026-05-25T09:15:34.856784Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Due to space constraints, we limit results to TicToc with dirty-bit optimizations","venue":null,"work_id":"d29890cf-dade-4620-b1ea-c2c5fb3d0688","year":null},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:12c70e258bedbbb90156f790fce6eebbef122f87dc6a0e6cf6e67bf23ebdfe9e","observation_id":"ee4643c7-8b72-4c18-bfc0-3fca7947c683","resolution":{"observed_at":"2026-05-25T09:15:34.872096Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"TIC designs [7, 11, 18, 30, 31, 32] organize their cache as direct-mapped and store tag inside the cacheline, such that one access can retrieve both tag and data","venue":null,"work_id":"9dfd8a86-d080-4526-ad7a-506839791d72","year":null},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:0c7ef84a83891a96976a565d19688634ee6df481aeeaf875ab2750035647eeb1","observation_id":"5d37c9f0-4f84-4337-ab8f-3fc0c1d2440f","resolution":{"observed_at":"2026-05-25T09:15:34.962207Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"36fa1f3f-6291-4fe9-b115-1b2acf31c7f4","year":null},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:3b8d9791d426afa8e2073b14119e327892957129dd70d8d749f6c407d125facd","observation_id":"04021a64-ea89-4d97-8a6c-a4ff07f2f4c3","resolution":{"observed_at":"2026-05-25T09:15:35.008718Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A revolutionary breakthrough in memory technology","venue":null,"work_id":"b7065bc0-31cf-4690-b415-7c96b8105b0e","year":2015},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:2717ec4a80530eea2b241ff9d5f181155f6830e9b996b67486bd5f7abef99f1c","observation_id":"eaa44128-7d08-40d6-8809-21d785170d3e","resolution":{"observed_at":"2026-05-25T09:15:34.974698Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.05714","last_updated":"2019-08-09T18:41:24Z","snapshot_observed_at":"2026-08-15T01:41:00.061675Z","submitted_at":"2019-03-13T21:14:40Z","title":"Basic Performance Measurements of the Intel Optane DC Persistent Memory Module","version":3},"cited_work":{"arxiv_id":"1903.05714","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"1903.05714","snapshot_observed_at":"2026-07-04T05:59:38.178927Z","title":"Basic performance measurements of the intel optane DC persistent memory module","venue":null,"work_id":"aa8eb87b-8286-459d-9fb6-9d8de52e6552","year":2019},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"cited_paper":"/paper/1903.05714","citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:25b189f2970c3247f2892ca17422d43ac6c0046f48e281396b737fb74ad0516a","observation_id":"acbe48c8-2b1e-416d-89a6-f810c162fd31","resolution":{"observed_at":"2026-05-25T09:15:34.093632Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Intel© optane™ dc persistent memory operating modes explained","venue":null,"work_id":"b5c6eadf-4655-4917-8238-35b7520756cc","year":2018},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:3a355ba1d6049edaa854e4ce3b6ee6bf80de6812e693ea07a079d3724765103a","observation_id":"40b51391-70f3-4786-b2d5-9908cc03e73e","resolution":{"observed_at":"2026-05-25T09:15:34.949588Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Scalable high performance main memory system using phase-change memory technology","venue":null,"work_id":"6ed58af9-c820-48c1-89b7-e52a66b38824","year":2009},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:4ffd05fe2025f900e911adfd443c64a46eae1bf4465e962c292a6fdd887b22be","observation_id":"9f7881a7-4b4c-4ed4-871b-820fd40b97ed","resolution":{"observed_at":"2026-05-25T09:15:34.952439Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Pdram: A hybrid pram and dram main memory system","venue":null,"work_id":"b343506a-218c-488d-9918-0c8d57760077","year":2009},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:08eeddb394b063c3a259013527f26378d1197c56809bce1fb8b3febf39d1ed8e","observation_id":"4890fad7-ef22-4e02-9a67-8a23e9fe64dd","resolution":{"observed_at":"2026-05-25T09:15:34.943219Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Architectural design for next generation heterogeneous memory systems","venue":null,"work_id":"dfef3f7b-0526-474b-90bf-91628e6d6a20","year":2010},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:b15ec26de3cf546dc99c70e48ac7f5c3a60043bcf784b37a7a750722b79df40e","observation_id":"7e04496f-00fb-4c83-8f51-f12e299d9743","resolution":{"observed_at":"2026-05-25T09:15:34.946439Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design","venue":null,"work_id":"c49e839e-4eee-42c5-bb9a-d74804e04b18","year":2012},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:4d6226be82445824a6b96ec8246771bfc632e3fd3dc5b66b32f3b9b8cbc811b8","observation_id":"e804308b-8830-400b-aab3-f1083033ff3c","resolution":{"observed_at":"2026-05-25T09:15:34.958477Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Enabling efficient and scalable hybrid memories using fine-granularity dram cache management","venue":null,"work_id":"f893d181-b358-4fd9-a7a7-83c182a9d2fa","year":2012},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:dad73a2af1d7b376e926b46867a224d066d4055e1d52915c211803bb7f1f6891","observation_id":"63942a1e-0df1-407d-a41c-3a40de45ee16","resolution":{"observed_at":"2026-05-25T09:15:34.971844Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Efficiently enabling conventional block sizes for very large die-stacked dram caches","venue":null,"work_id":"fbcc4553-11be-4870-abe0-b0babea26a5d","year":2011},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:e1ff2094c34567317a85a315fc520ecee83e11471f1b9e45f820173f139240ae","observation_id":"d09eeb6b-13a5-4422-ad7e-fb12e7b3d273","resolution":{"observed_at":"2026-05-25T09:15:35.002636Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Die-stacked dram caches for servers: Hit ratio, latency, or bandwidth? have it all with footprint cache","venue":null,"work_id":"6057dd21-965e-4a9c-a1f3-a5e4d3582e94","year":2013},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:a5df7d33537d6b7490e5e0f8ac73328fce93c969cbf105cd0d86ef70e2cc6397","observation_id":"e0dab4a0-4322-451d-a049-189ace4d8760","resolution":{"observed_at":"2026-05-25T09:15:35.040455Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Knights landing: Second-generation intel xeon phi product","venue":null,"work_id":"9d1dda0d-63a4-4840-9be5-9dd95d890410","year":2016},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:821b2f8c3258dc6020316b355fcf851480c27ce35d7ab60346c940daef67a203","observation_id":"c409ef54-b4d8-45b9-8ad8-6a8ed3d4df16","resolution":{"observed_at":"2026-05-25T09:15:34.859535Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Resilient die-stacked dram caches","venue":null,"work_id":"a00629e8-b7f0-4a3c-90a1-3b3dc5c9d24b","year":2013},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:ffd0a2442df019181b6323eab7de1bc863c5047b2773a34e633c42deee968efa","observation_id":"329de65a-a141-4d70-8a43-5400b9095362","resolution":{"observed_at":"2026-05-25T09:15:34.882738Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Unison cache: A scalable and effective die-stacked dram cache","venue":null,"work_id":"13e531c5-ed4b-4749-86c2-11cd86ff6dd2","year":2014},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:60f13e8e2bb58e756f50004b87ca3a4fa73eb61eae0795d40548bca7f7a885a3","observation_id":"aa3b5fb4-d823-416d-9b81-b4ee23c8eb5f","resolution":{"observed_at":"2026-05-25T09:15:34.906049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"High bandwidth memory (hbm) dram","venue":null,"work_id":"aba5e159-9256-491a-b38b-846dd0e0dfd8","year":2013},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:765f4b14de4d351ca22b9bff1cf493833438986025c808609c8f8a57fc9240fb","observation_id":"12e9bd5f-646e-42ed-b7b3-b6c8aeed597d","resolution":{"observed_at":"2026-05-25T09:15:35.045688Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"10c4a853-2937-4083-a8b8-5c8fcc559027","year":2013},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:dacf0cb201270653f37ed2b1b42dbf92063dc8d6fea5dd9df192cb97a6e5cba0","observation_id":"47747a0c-d49c-426d-bcf8-02855811bf3c","resolution":{"observed_at":"2026-05-25T09:15:35.011438Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Intel’s crazy-fast 3d xpoint optane memory heads for ddr slots (but with a catch)","venue":null,"work_id":"20c1d5c3-5a0f-43f2-8235-f816fcf5da26","year":2018},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:e7c6f9a0d9de9bcceb0e3d29b53591c96e1f819eb14798cf1e2107474fa680d2","observation_id":"133d693a-322b-4a90-bdd9-3ef01b671af9","resolution":{"observed_at":"2026-05-25T09:15:35.018163Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Cascade lake: Next generation intel xeon scalable processor","venue":null,"work_id":"1ea42be5-54c1-4fdb-808a-4781eaff2596","year":2019},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:92642356a4242bc41a9fede1f2fbb90d907c7fabe65bfdd3d0475dc3e6a9fbf8","observation_id":"870c28c4-0d29-44b9-9e0d-1e9e5c6fea2f","resolution":{"observed_at":"2026-05-25T09:15:35.025539Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Bear: Techniques for mitigating bandwidth bloat in gigascale dram caches","venue":null,"work_id":"d7193c47-a975-422a-bd05-96ab618201ba","year":2015},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:beb33fc2371f7afb223f4db73a1053e5ebd3d9b443a2e6426d93beb799a9a3cf","observation_id":"1a2d3e65-ad86-45fd-9c1b-aeeab8de5f8c","resolution":{"observed_at":"2026-05-25T09:15:35.050355Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Sector cache design and performance","venue":null,"work_id":"bdc71f63-42c0-4483-85c7-d212a465e173","year":2000},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:63ce7221a7acc157bdc35a9ff1c0c74f21cfeb34ed98280e56265a3c696277a8","observation_id":"a3a69390-25d7-4a56-ae9c-8e8cac72e353","resolution":{"observed_at":"2026-05-25T09:15:35.005727Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Usimm: the utah simulated memory module","venue":null,"work_id":"8b7e8283-2a6c-4e6e-9fd8-b00ee5ae37c7","year":2012},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:1bc7c288747ab2d0d349cb68b2f7771aedd2799da4dd3d68970fc23f97908337","observation_id":"fb32c781-6445-4f80-9f60-54edb2e8e279","resolution":{"observed_at":"2026-05-25T09:15:34.996370Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Fact sheet: New intel architectures and technologies target expanded market opportunities","venue":null,"work_id":"80944f17-1439-4c94-8e38-8edf4dd7d5ae","year":2018},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:40069c928f076c487a5f0cf8697c5e8301fecf4fe71117eac5998ea5670ea676","observation_id":"030e5ef1-2f72-4fb2-ab67-e1a034fbe0fc","resolution":{"observed_at":"2026-05-25T09:15:34.989763Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Pinpointing representative portions of large intel itanium programs with dynamic instrumentation","venue":null,"work_id":"c20df377-f81b-44f0-9ab7-d3ee0caa8b3c","year":2004},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:7120f38d24c518e8960b76155c7d4d7f63abe24c354c38c29a9cd0e46a6d4548","observation_id":"00e5df59-f339-4395-a1a0-3c41f54ed414","resolution":{"observed_at":"2026-05-25T09:15:34.986582Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Spec cpu2006 benchmark descriptions","venue":null,"work_id":"3e28d79b-cf87-4100-897c-590f053a4dfc","year":2006},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:1bafc210e5c42f5bcdfd26af9997d3884ff24aed005863ae53d2b22b279e00db","observation_id":"6f1e9bf4-440a-4e1e-880a-c537e3188331","resolution":{"observed_at":"2026-05-25T09:15:35.014072Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1508.03619","last_updated":"2017-05-16T19:14:14Z","snapshot_observed_at":"2026-08-14T22:36:28.780654Z","submitted_at":"2015-08-14T19:46:48Z","title":"The GAP Benchmark Suite","version":4},"cited_work":{"arxiv_id":"1508.03619","doi":"10.48550/arxiv.1508.03619arxiv:1508.03619","metadata_source":"pith","pith_arxiv_id":"1508.03619","snapshot_observed_at":"2026-07-10T06:15:00.866473Z","title":"The GAP Benchmark Suite","venue":"cs.DC","work_id":"d1a9ec25-5504-46a7-842c-f099ee53f73f","year":2015},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"cited_paper":"/paper/1508.03619","citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:e936178eb9cf9d305dff01085405d635f2572fc30cdbd5602abe0615c6c7a2dd","observation_id":"c1b9ecec-0fca-411b-93df-caff54d09816","resolution":{"observed_at":"2026-05-25T09:15:34.105476Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A mostly-clean dram cache for effective hit speculation and self-balancing dispatch","venue":null,"work_id":"ec2f5539-a165-4f1e-886a-aa7b1e25cc94","year":2012},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:7f16d7b6a84e8b41c96af7adbf4e0f2b7b7b2291b0c595c1b97e33676729baa2","observation_id":"ddb166d6-0069-4327-95c3-feb0bc71ca0d","resolution":{"observed_at":"2026-05-25T09:15:34.993231Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Ship: Signature-based hit predictor for high performance caching","venue":null,"work_id":"4c507a8c-66b8-46ba-8651-eaa1b1d89a38","year":2011},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:f3a1ba80e24b6090c1284ff09f927f0c63c4d65789d973fb76c33f85191e5e83","observation_id":"5e8bd4ff-6353-4abf-9ce5-2325049f8d5c","resolution":{"observed_at":"2026-05-25T09:15:34.999435Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Ship++: Enhancing signature-based hit predictor for improved cache performance","venue":null,"work_id":"c1082f03-767d-4d55-b3c9-fbbbfc7ae905","year":2017},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:70112ce3d619a8c9807c1e4453d2825c80c4c734f013866ffed298af8cb2bb1a","observation_id":"ed333fc1-e219-4f6b-ba7b-42bd80758e27","resolution":{"observed_at":"2026-05-25T09:15:34.977663Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Counter-based cache replacement and bypassing algorithms","venue":null,"work_id":"9b6f97da-50b6-4559-9e38-cf3a88cea511","year":2008},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:7b868bca0239477db0b1ad0774b769b0fe7daa6b71c11806c6f02539c14abaea","observation_id":"1d9a3b3d-ada7-4291-9573-ced78b867c19","resolution":{"observed_at":"2026-05-25T09:15:35.031023Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A dueling segmented lru replacement algorithm with adaptive bypassing","venue":null,"work_id":"c87c8007-7d9d-459c-932b-ab0c21513800","year":2010},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:b06d25bccb3f73de4d1b5882fc992acdfdc5715d9bd4df04e84906062e465cfe","observation_id":"f11c70e8-4a4d-4d07-93b3-afe87128cd77","resolution":{"observed_at":"2026-05-25T09:15:34.965407Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Accord: Enabling associativity for gigascale dram caches by coordinating way-install and way-prediction","venue":null,"work_id":"10ccb413-de4c-4496-9467-bec902207236","year":2018},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:2f768e2c5e666eeee50225ef51d29b1128299ea996fe856a8e50f413527bac56","observation_id":"4dd5fc8e-f437-47af-9b2b-f100697392d2","resolution":{"observed_at":"2026-05-25T09:15:34.955523Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Candy: Enabling coherent dram caches for multi-node systems","venue":null,"work_id":"24b3be5a-9ba4-4b33-ad4c-508f1ff34d1a","year":2016},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:96bff967b338d681d69ef9d0a1a4e53a7729a7ca625ae810afb82ed681026ad6","observation_id":"b87c7ccd-10ae-4ffb-befb-e6c2589d5a26","resolution":{"observed_at":"2026-05-25T09:15:34.968759Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Dice: Compressing dram caches for bandwidth and capacity","venue":null,"work_id":"8627761e-d945-46b5-9cc8-32e3ed0c1ea8","year":2017},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:66592dccbc1280829c2cd68d4326fbcc5530633dc0d49e6041554df188c5500b","observation_id":"cb1c870f-ec74-466b-a2df-840f80ee010f","resolution":{"observed_at":"2026-05-25T09:15:34.980580Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Atcache: reducing dram cache latency via a small sram tag cache","venue":null,"work_id":"c1d28dfe-60de-425f-89e1-ad363bd2f8d1","year":2014},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:1db114bc840a604f7106e0a82466b7e704d2b59f145f4cb346af02cd1e16bf74","observation_id":"a42b46c0-6ee1-4553-be68-3d52b5df6e1d","resolution":{"observed_at":"2026-05-25T09:15:34.983430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Building a low latency, highly associative dram cache with the buffered way predictor","venue":null,"work_id":"1479c7da-13ec-4e02-963c-da8f50c13142","year":2016},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:ae2c62ab477eb10d4a02e5855db49eb53c5c849937f4852e80dc9b8b12642f4c","observation_id":"8c7c3e12-9ddf-482b-b48c-4b87338187fe","resolution":{"observed_at":"2026-05-25T09:15:35.036126Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"A fully associative, tagless dram cache","venue":null,"work_id":"e8b3a345-d7b7-47f7-81b4-88b82207ce2f","year":2015},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:416f8e1d27f1de48f53a9f52113031d162b63b5617021f155994baaba9476629","observation_id":"f1b843d4-7250-4a11-bfef-4b7e07841935","resolution":{"observed_at":"2026-05-25T09:15:34.897876Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Efficient footprint caching for tagless dram caches","venue":null,"work_id":"924a1ec8-99e2-4418-a1dd-51809e74e33c","year":2016},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:8d59e38bc008f475738befb73aa8297655cb451b16140235a9b090a4c29ef0c6","observation_id":"9d61dc34-1bf4-4d1f-a5d6-df8ef435b216","resolution":{"observed_at":"2026-05-25T09:15:34.900661Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Challenges in heterogeneous die-stacked and off-chip memory systems","venue":null,"work_id":"8011c473-d670-4ef4-a049-cb685d543628","year":2012},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:555fb3a979de2023c71b7d1d9b93eb57e96c1c3fd20f3a4e053b7457d60fee46","observation_id":"4cc89b40-93c4-44ee-8321-69c71fc24eee","resolution":{"observed_at":"2026-05-25T09:15:34.935875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Banshee: Bandwidth-efficient dram caching via software/hardware cooperation","venue":null,"work_id":"a4fefb2c-2b27-4724-bd31-963ff6b26e00","year":2017},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:c4bf3e48b74a1a2b2de4c5ad187d5e468c25444bf28e70a3396edafebfd73513","observation_id":"f52122f2-6696-42c3-a26d-6031bba0d199","resolution":{"observed_at":"2026-05-25T09:15:34.895093Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Cameo: A two-level memory organization with capacity of main memory and flexibility of hardware-managed cache","venue":null,"work_id":"388e0a9c-6908-4fb9-8dfa-a8b98e78f426","year":2014},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:af6dd4ec171920d33a4781304dcf790e692e484df1a38dc9fa44bce3d9f305da","observation_id":"62e42c59-0818-4a4a-9dcc-d9228b83999e","resolution":{"observed_at":"2026-05-25T09:15:34.939657Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Transparent hardware management of stacked dram as part of memory","venue":null,"work_id":"82b5f095-d5d7-45db-8790-f8ea5f844109","year":2014},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:d912a9d554f2120bb59689e1a727037ef41b7a5b4e177a752b86a98e1a0b1572","observation_id":"d6d9dc2a-2872-490c-8921-8b02c21dcb4b","resolution":{"observed_at":"2026-05-25T09:15:34.877281Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Silc-fm: Subblocked interleaved cache-like flat memory organization","venue":null,"work_id":"3921b0fc-d586-48f8-81af-b58b94599517","year":2017},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:7876a95ddc0c1a77e5b26976aa487979cfde533ef6a529ef6ea41c497d315866","observation_id":"af917269-e13f-4e03-b00e-ad36d7767c11","resolution":{"observed_at":"2026-05-25T09:15:34.865334Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Mempod: A clustered architecture for efficient and scalable migration in flat address space multi-level memories","venue":null,"work_id":"5faee62a-0624-4e01-847a-853fa73308cf","year":2017},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:09005ff18cfab40923a63c797e9156ae9cc6e359bef7bca5c2e5b2171f73e44c","observation_id":"92b3e468-8ca5-41f8-8f9d-1c54d8424945","resolution":{"observed_at":"2026-05-25T09:15:34.889255Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Pageseer: Using page walks to trigger page swaps in hybrid memory systems","venue":null,"work_id":"a4d6d0cf-0491-472b-af52-d5948fb4bda0","year":2019},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:5d50e5235c0a64a57cdaf2b4d5d6d5924136e2aa2e8d0799b172723563568bd6","observation_id":"82ca9846-f2ca-4b9e-9837-9b44b73b0022","resolution":{"observed_at":"2026-05-25T09:15:34.862201Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"C3d: Mitigating the numa bottleneck via coherent dram caches","venue":null,"work_id":"e0470896-680f-45de-b3da-b6db8fa34022","year":2016},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:c192c58ac0d9ed8463f981d9cfbfb9ca915a6daa2d23e79ad243da7f22c5d095","observation_id":"a0bec327-fff5-45ea-a2f2-243082220284","resolution":{"observed_at":"2026-05-25T09:15:34.869088Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Cache coherence for GPU architectures","venue":null,"work_id":"b504172f-9f46-418f-88a4-cf6f8b1894d1","year":2013},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:19fec5f896628019815f62dc90cfa12d6aaa8ab971fbc4695787944085329f82","observation_id":"1732a02f-eb05-479b-9a8c-0cfd2c62b599","resolution":{"observed_at":"2026-05-25T09:15:34.874556Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Combining hw/sw mechanisms to improve numa performance of multi-gpu systems","venue":null,"work_id":"0f802380-6b5e-47d7-b7de-0fe574bcd30e","year":2018},"citing_paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-05-25T09:14:14.428280Z"},"links":{"citing_paper":"/paper/1907.02184"},"observation_digest":"sha256:1b0d6a99ef64f3cd354924277431f118338fed41256779680e58943d3861af8a","observation_id":"a6a79781-481b-44b1-9345-6fec6375971a","resolution":{"observed_at":"2026-05-25T09:15:34.886152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1907.02184","last_updated":"2019-07-04T01:39:34Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-11T20:28:07.145827Z","submitted_at":"2019-07-04T01:39:34Z","title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems"},"reference_resolution":{"displayed":54,"state_counts":{"malformed_identifier":2,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":2,"verified_exact":2,"verified_fuzzy":47},"total_outbound_references":54},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 54 of 54 outbound references and 1 inbound Pith citation observation for arXiv:1907.02184."}