{"as_of":"2026-08-16T16:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:45227e1c8a9281c3cd603f958f3ecc7aa7f68c346de3b6dad69a6d30ca5a5741","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T15:17:22.493073Z","state":"measured"},{"denominator":32,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":32,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.01466/citation-record","integrity":"/paper/1908.01466/integrity","json":"/paper/1908.01466/citation-record.json","paper":"/paper/1908.01466"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.081713Z","title":"Cramming more components onto integrated circuits, reprinted from electronics, volume 38, number 8, april 19, 1965, pp.114 ff,","venue":null,"work_id":"6b103938-2648-43d7-8d0f-42753468ad6c","year":1965},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.380578Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:2faa39b0916a74445deb9e9ac486c099e4e8f5373d3b7f5a2fb9a8d7c2a447f5","observation_id":"18bc3c74-8982-4e92-a5f7-f523176c88ab","resolution":{"observed_at":"2026-08-14T15:17:23.085408Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.071418Z","title":"Design of ion-implanted mosfet’s with very small physical dimensions,","venue":null,"work_id":"b5aa972d-695f-4ab5-b2a7-6469051f6420","year":1974},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.384724Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:6c1cd3382fca156a33206f8ec9536949d20cfb7bb24212601c488f75724b56c9","observation_id":"448bb0f2-f5a7-4838-9e47-3c4a46660db3","resolution":{"observed_at":"2026-08-14T15:17:23.074988Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.058065Z","title":"Ieee standard for floating-point arithmetic,","venue":null,"work_id":"db9b2ebf-44b1-40d3-bb3c-b2464a2662b2","year":2008},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.388327Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:f288577f0e9453f240233d4a02a5ed72ab145b320e810872597286d3dafac234","observation_id":"51ff3808-b692-4bbd-b213-5d61259362b4","resolution":{"observed_at":"2026-08-14T15:17:23.062712Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.048163Z","title":"A transprecision floating-point platform for ultra-low power computing,","venue":null,"work_id":"581a80c1-adb9-4d18-8c26-cb3b9fc4de0d","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.392161Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:535e28ce962348bd575f103bb484bb130185c9f341b3718518b93a39ddbc9d64","observation_id":"dfb249bd-f7a8-4a05-9ff0-657806c98a80","resolution":{"observed_at":"2026-08-14T15:17:23.051413Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/2851507","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.534491Z","title":"Open-source variable-precision floating-point library for major commercial fpgas,","venue":null,"work_id":"bb6fd540-c092-405c-9aed-396ec2ce00df","year":2016},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.395648Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:d26a4f21c9439dc17c6321824d3961e029b58afeec69f83d6e69abb9ae58a3d8","observation_id":"bc9fc79f-3117-48a0-9d0a-581f805f57a4","resolution":{"observed_at":"2026-08-14T15:17:22.538518Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.037851Z","title":"Precision & performance: Floating point and ieee 754 compliance for nvidia gpus","venue":null,"work_id":"502305d0-e611-4305-aaec-7284fffc84eb","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.400571Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:e9ef7de30c8f0e6f576b425b8fddf5402ff3c0cbdb46310c7649fd1820cd9f7e","observation_id":"3d30a0d4-8aef-4a5d-9567-a9c5eea59407","resolution":{"observed_at":"2026-08-14T15:17:23.041712Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.023293Z","title":"Be more familiar with our enemies and pave the way forward: A review of the roles bugs played in software failures,","venue":null,"work_id":"0bb3e444-59fc-4b1c-abe9-34d1275c79d2","year":2017},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.404305Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:e9504eb4bee418a090e2d3bfe40692e32d043c2211941487242cdd11beb52015","observation_id":"33c06d02-74b2-4d99-81a9-7ca020be91fe","resolution":{"observed_at":"2026-08-14T15:17:23.031406Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.14529/js","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.520609Z","title":"Beating floating point at its own game: Posit arithmetic,","venue":null,"work_id":"5c94028b-a3a4-4a4e-ba14-fa163b4b8863","year":2017},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.408466Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:42482b245b9c1cce1fcd3fecca1ca8dda4a828055de30964e996ac5302314562","observation_id":"7034192f-7a88-4d14-9777-7882971127b4","resolution":{"observed_at":"2026-08-14T15:17:22.526085Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.013130Z","title":"Universal number posit arithmetic generator on fpga,","venue":null,"work_id":"ac644c9b-4ca7-4f45-8abf-b4153ba257e2","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.411656Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:1c705a531eb32718243625b94bc9f8124f0f8c6fa0dbda8a576e48c1dda30101","observation_id":"948fab29-9738-438f-82ba-f4ba11ed24ba","resolution":{"observed_at":"2026-08-14T15:17:23.016526Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:23.002259Z","title":"Architecture generator for type-3 unum posit adder/subtractor,","venue":null,"work_id":"9a0861cb-9c06-4944-9d00-7be2d92feb7a","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.414798Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:a7236af5466209e49f3d702c4906f1473e453d05df3765834f1b2236236cffc4","observation_id":"1b51ae02-68da-464e-b03f-0375f89f2820","resolution":{"observed_at":"2026-08-14T15:17:23.005765Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"0339.31903","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.676665Z","title":"High-level .net software implementations of unum type i and posit with simultaneous fpga implementation using hastlayer,","venue":null,"work_id":"ddeb163b-e87a-4748-b0da-620df55baa5c","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.417956Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:df7f07761fb2ce22fe2359de010d64576571bb67cc106ad626524eacfedf57c4","observation_id":"73e1e20b-e840-4d69-8af9-0075af40fd73","resolution":{"observed_at":"2026-08-14T15:17:22.683648Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.990512Z","title":"Hardware implementation of posits and their application in fpgas,","venue":null,"work_id":"cbc59347-0521-49fd-bc49-3a97b7a03c61","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.420694Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:64a8f7a3e8392f71acd4b28d9e315ef6cdb168fca0e36e02a01d2ce382935075","observation_id":"502d5890-49c2-4c7f-8f22-454f6ac0fcb0","resolution":{"observed_at":"2026-08-14T15:17:22.994016Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.976969Z","title":"Enhancing accuracy and dynamic range of scientific data analytics by implementing posit arithmetic on fpga,","venue":null,"work_id":"808c03c1-659d-4b8a-a8fc-262c0300f032","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.423865Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:962bc8f340c9f7723d60c8084b728452915abb88091bda0ecabe9f6fde982664","observation_id":"026e9b24-f85f-4fea-ae62-ce7d40c3ab16","resolution":{"observed_at":"2026-08-14T15:17:22.981626Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.965826Z","title":"Parameterized posit arithmetic hardware generator,","venue":null,"work_id":"2969c81e-82c1-4da6-b375-79e36232e503","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.426925Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:0f2b52db36f59ac9abf7cc20494c96227486734df8802bc39432c69d05e194da","observation_id":"d09c689e-9417-45ed-86b6-122d0b1acb6d","resolution":{"observed_at":"2026-08-14T15:17:22.969154Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.956768Z","title":"Pacogen: A hardware posit arithmetic core generator,","venue":null,"work_id":"f8451906-482a-45e6-99e9-981161e4d161","year":2019},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.430283Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:05fe795e3810e91c3a31ab5fcc04808254b193e62f0c9de4a61440e042a004ad","observation_id":"b162dca2-c435-4b54-a9e6-abc3fe112061","resolution":{"observed_at":"2026-08-14T15:17:22.960004Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.946721Z","title":"The risc-v instruction set manual. volume 1: User-level isa, version 2.0,","venue":null,"work_id":"670a4224-c50b-4a27-b533-2c306d6392a7","year":2014},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.433576Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:738515ab8b2f8b86b1933730312f0ade74ab1fadc246186eff9ed5c5d8321f55","observation_id":"0edaa1a2-52c4-42ca-98a0-3eda88f710b5","resolution":{"observed_at":"2026-08-14T15:17:22.950166Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.436697Z","title":"Shakti processors: An open-source hardware initiative,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.436697Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:dd9c839ebf73039d42cdb2d75ab3c1da3323a5bebed3db8cd82cc7638816279f","observation_id":"ce6243f5-8210-440f-89d5-59b397e78d90","resolution":{"observed_at":"2026-08-14T15:17:22.436697Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.937186Z","title":"The rocket chip generator,","venue":null,"work_id":"2bdc1fc0-ca6a-433a-800d-f34655b8a8c3","year":2016},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.440585Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:74351a7553c823270a5e2fdc91dbb381302389e522acb597fda5f2b678fd0a95","observation_id":"e1c6cee1-349d-4035-9a05-bd0552b7a10b","resolution":{"observed_at":"2026-08-14T15:17:22.940477Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.926923Z","title":"The lowRISC project,","venue":null,"work_id":"82ef0719-9ee1-4e33-b494-78a4693acd18","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.444781Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:aa6d999a42670648288c354a2c5da12a73f590828b7c6d9dba0b7da6da1bee44","observation_id":"ae05cbd5-6e72-4898-840e-1eb966a04053","resolution":{"observed_at":"2026-08-14T15:17:22.930998Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.917509Z","title":"Pulp: A parallel ultra low power platform for next generation iot applications,","venue":null,"work_id":"382a4b90-f1c7-487b-b57c-2f3a2cc10586","year":2015},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.448591Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:131c00f8fbb1fd875ce55ff96ce11aa936c5aba5bc4569c63ac0cb34bf1665de","observation_id":"057c1ca7-3b9c-45e7-9951-5d793aeb8631","resolution":{"observed_at":"2026-08-14T15:17:22.920802Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.907947Z","title":"RISC-V SweRV Core,","venue":null,"work_id":"325243ed-86ed-4dbf-9d7f-e59976f2ee29","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.452454Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:a960a72d561caa066582dee4a5f830a4d7f2fe326e2b7ff5e4340c6e9b9e9a1f","observation_id":"25320d08-a0f4-4a15-b976-543637774b28","resolution":{"observed_at":"2026-08-14T15:17:22.911244Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.898256Z","title":"Open-source RISC-V CPUs,","venue":null,"work_id":"da65deb1-7c0c-465c-9d1e-9e57d935b0f2","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.455636Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:d54ff414e7c0d4544c6be81a2de29f523371ac81b76965e8887b331715b5cb3d","observation_id":"a15defa8-ad13-4880-a09d-e221309eae9f","resolution":{"observed_at":"2026-08-14T15:17:22.901491Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.887653Z","title":"An Introduction to the Rocket Custom Coprocessor Interface,","venue":null,"work_id":"60e0ec12-fcac-4cc8-9405-d47aee112fb2","year":2017},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.460553Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:2b7c73b8f109e30f2e0082e70ae5050dd1af5b779db058337ad83129cbc7a2b4","observation_id":"6259d5aa-7afa-4a04-88ce-d0ceec897459","resolution":{"observed_at":"2026-08-14T15:17:22.891758Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.876547Z","title":"Bluespec Inc. Bluespec System Verilog,","venue":null,"work_id":"4ff32379-6ad8-485c-8f69-9e7f3c565afa","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.463994Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:8f1ca9cdffa771e753e72bde4b0327cd11b5e7600c24716a35b085a6608bfbd3","observation_id":"c58f1854-9bcb-46b0-aa60-2ca41d312757","resolution":{"observed_at":"2026-08-14T15:17:22.880831Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.772410Z","title":"Softposit library,","venue":null,"work_id":"1d28a26b-a66b-42b1-b05a-3039cd8ebf07","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.467306Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:036ba6b705e1892324190a5a5f782e7af0691b03d95fc7cc44aa6187903b46f3","observation_id":"ebd1f480-ae2b-434c-bff5-37700e03985f","resolution":{"observed_at":"2026-08-14T15:17:22.776240Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.760507Z","title":"Posit Numeric Unit (PNU) Implementation by Calligo Technologies,","venue":null,"work_id":"2941adba-7c1d-4621-baba-19f2dffae435","year":2018},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.471550Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:87cf40bcabf899aae5479688e09df96862d9f4e3f6398b5784d929ae1d925c66","observation_id":"eeb96cdb-9b2a-4db6-970b-60a209f0ce24","resolution":{"observed_at":"2026-08-14T15:17:22.764431Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.746592Z","title":"Posit Implementation by VividSparks,","venue":null,"work_id":"2c9445b8-ee69-4895-b8b3-c42e5e64f55b","year":null},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.474517Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:577840faff527d5e98e3c62d8c5ade9b382c60cdae253b2d46ce6c08585e39bf","observation_id":"59871093-6038-43a6-8b93-c70cf5156ab4","resolution":{"observed_at":"2026-08-14T15:17:22.751193Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.735381Z","title":"Confidence interval,","venue":null,"work_id":"79405631-4363-4544-905e-caa44beba77c","year":2015},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.478041Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:4aae96a2499ed4a576929020662671f7262e8749b5f6f38ff0bd6476e84b517e","observation_id":"7bafb1cb-17a9-490c-82b9-b76238549213","resolution":{"observed_at":"2026-08-14T15:17:22.739473Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.722822Z","title":"The use of multiple measurements in taxonomic prob- lems,","venue":null,"work_id":"f8ac90e2-3917-4d71-958b-9026757056f9","year":1936},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.481817Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:449ac36bded01c61769bb8640bf5740c2bb2fb2164003c44f15009a25aee8490","observation_id":"0a206e62-d29c-4ec5-8f23-541a4de0032f","resolution":{"observed_at":"2026-08-14T15:17:22.727059Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.711321Z","title":"Nuclear feature extraction for breast tumor diagnosis,","venue":null,"work_id":"cd5e6cb8-017b-456f-83a2-afba67246f87","year":1993},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.485329Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:d7ff1c973a36a1a182a50fc812e9d953892c0f1f0028e6e6600d74aaa5fa77c6","observation_id":"4e825dce-916f-401d-911d-a059d4b067a4","resolution":{"observed_at":"2026-08-14T15:17:22.714840Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.698994Z","title":"A probabilistic classification system for predicting the cellular localization sites of proteins,","venue":null,"work_id":"0e7e3ace-b0a4-4b37-8c49-86659fd36c97","year":1996},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.488856Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:f60b5691001b699e297d82398b97c1f4d9632e7c9a71f4627f5a29245f50c6ff","observation_id":"3404da42-5611-4854-af9f-4253b6238242","resolution":{"observed_at":"2026-08-14T15:17:22.703724Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:17:22.493073Z","title":"Scikit-learn: Machine learning in Python,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T15:17:22.493073Z"},"links":{"citing_paper":"/paper/1908.01466"},"observation_digest":"sha256:a6433510cbc9e3e6e26cac4279fd6e68069715f3ca16f0c22fdd5f5d3a0ddf18","observation_id":"0ad31b63-3fb5-4e29-be34-7119623621c5","resolution":{"observed_at":"2026-08-14T15:17:22.493073Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"1908.01466","last_updated":"2019-08-05T04:49:01Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T13:13:22.866686Z","submitted_at":"2019-08-05T04:49:01Z","title":"PERI: A Posit Enabled RISC-V Core"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":2,"verified_exact":1,"verified_fuzzy":27},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 0 inbound Pith citation observations for arXiv:1908.01466."}