{"as_of":"2026-08-16T12:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2920675b76547bc7f8205385ae155e1f156a347fe979fb097ba2dc8d4914c939","coverage":[{"denominator":42,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":42,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T15:08:29.916600Z","state":"measured"},{"denominator":42,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":42,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.01806/citation-record","integrity":"/paper/1908.01806/integrity","json":"/paper/1908.01806/citation-record.json","paper":"/paper/1908.01806"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.772318Z","title":"Revisiting memory er- rors in large-scale production data centers: Analysis and modeling of new trends from the field","venue":null,"work_id":"5095b34f-2f0c-47d8-8fc2-5b604ee46094","year":2015},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.213451Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:2e2dbd676b48a3979647b78294f7a215d0c14956ddd4c4ddf38431dc7de6e3c3","observation_id":"4cc11706-1ee1-4ade-9c67-b53e375360c5","resolution":{"observed_at":"2026-08-14T15:08:32.778369Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.697998Z","title":"Los Alamos National Laboratory","venue":null,"work_id":"b9f37d49-22b7-4417-afed-a6211d5a0946","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.252939Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:c4aa9974d126b0a2a65414ee48ad841c9bbb5021b71bad42b818c61b2be32f4e","observation_id":"4e77ea1b-2999-4097-8ac2-4822d207ebb2","resolution":{"observed_at":"2026-08-14T15:08:32.763975Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.619417Z","title":"Memory errors in modern systems: The good, the bad, and the ugly,","venue":null,"work_id":"f6831035-8d14-419c-ab5c-033aef998302","year":2015},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.311099Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:1431e03d81cebe90de4a79c840f71e5ce20470fda5194cf836874044f3d3daee","observation_id":"860bd091-b911-41db-b4d4-2a6c43846494","resolution":{"observed_at":"2026-08-14T15:08:32.624351Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.605084Z","title":"A white paper on the benefits of chipkill-correct ecc for pc server main memory,","venue":null,"work_id":"7b0f0379-a463-4694-9535-98c30b8404e1","year":1997},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.315466Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:dc945717df7002609233423a601d9cdcba17d6cf1e57796c422f8a1c11170168","observation_id":"b2624586-2413-4502-bac5-88799ef5332b","resolution":{"observed_at":"2026-08-14T15:08:32.609722Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.442209Z","title":"Bios and kernel developers guide (bkdg) for amd family 15h models 00h-0fh processors","venue":null,"work_id":"e91bd7e1-d613-45cb-807e-600734f5037b","year":2013},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.319687Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:e956fa02c08a23ab3314c26e084193ef5fc26fef0649c4060815c14fdac769da","observation_id":"bdea7ec2-4cd2-4812-8943-17addd06643d","resolution":{"observed_at":"2026-08-14T15:08:32.544416Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.428810Z","title":"Jacob, The Memory System: You Can’T Avoid It, You Can’T Ignore It, You Can’T Fake It","venue":null,"work_id":"c8f0fcee-4f21-417c-afab-b8511b5d9ad3","year":2009},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.323543Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:747fe7857a1d37ae893666656c609aaf2a82d909fddb3a568810e39302511bf4","observation_id":"bc674e02-231b-41fc-934a-03b5aa687f2a","resolution":{"observed_at":"2026-08-14T15:08:32.433278Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.416035Z","title":"Jacob, S","venue":null,"work_id":"6223db2d-e16d-45d1-8dbd-6d768813d67b","year":2007},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.327871Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:91317a9cbf2b1dcb7ee2b547c32d24d242eeb270a3b24b0c37d4e08fa2af06c8","observation_id":"8f0f5766-73ad-474d-a5b6-d64627c02712","resolution":{"observed_at":"2026-08-14T15:08:32.420532Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.192342Z","title":"Tutorial on reed-solomon error correction coding","venue":null,"work_id":"9b7cc851-5d7e-42cb-b673-005e5686d90e","year":1990},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.369078Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:2c6bfd85cbbdea379bcf642b20f84b89a3487d8bfc7cd4dd1b3806d1a998ff1d","observation_id":"d5de7cfd-3579-41aa-875e-94b984ff63e9","resolution":{"observed_at":"2026-08-14T15:08:32.271955Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:32.176879Z","title":"Lot-ecc: Localized and tiered reliability mechanisms for commodity memory systems,","venue":null,"work_id":"5e494ae4-e692-4dad-94c4-ec814c09e72b","year":2012},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.442009Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:b28cb60690369531e0691ee7e1ab8bfc7a16799586255e965aaad76af858a9eb","observation_id":"8119cc05-d3d5-4701-a89c-d69df984b550","resolution":{"observed_at":"2026-08-14T15:08:32.182160Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.922525Z","title":"Bios and kernel developers guide for amd npt family 15h proces- sors","venue":null,"work_id":"83e359d3-18d5-4fd5-a3e9-4b9118e4cf78","year":2007},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.473345Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:65f2f7bcec5f864d777472db4fc55785c14d5ca47ee34212789579f67d97ad50","observation_id":"8c7a404f-a0e8-49ef-af09-e912f65fa9e8","resolution":{"observed_at":"2026-08-14T15:08:32.035642Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.906656Z","title":"Opensparc t2 system-on-chip (soc) microarchitecture specifica- tion","venue":null,"work_id":"923a1ec9-de23-4b71-b1ac-21ee92429a56","year":2008},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.477778Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:a4a0b0312094a2437068ff0abc5170a0feef528c91a89b4f24068f8ff1d62e09","observation_id":"a0c68e07-ba7b-4d44-9303-83f39aa135a9","resolution":{"observed_at":"2026-08-14T15:08:31.913282Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.890465Z","title":"Bamboo ECC: strong, safe, and flexible codes for reliable computer memory,","venue":null,"work_id":"3a86a845-9b07-4257-847d-0121053f1bd5","year":2015},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.481949Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:2d55c006236c20f257661a19bbe4da207f8cd964d42b45a67ea907372c5d2dd5","observation_id":"8c033c0a-4deb-40c2-b496-d8430f0edb09","resolution":{"observed_at":"2026-08-14T15:08:31.896767Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.714913Z","title":"All-inclusive ECC: thorough end-to-end protection for reliable computer memory,","venue":null,"work_id":"224602fd-11a9-4550-badf-0b699152039c","year":2016},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.485547Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:2975b77a6d767cdd70632e0cc3fe9e7e27a8480b84d0e5a458445806ddf85195","observation_id":"43cf90d6-3a99-4e50-a2e5-7a051fcbb37d","resolution":{"observed_at":"2026-08-14T15:08:31.819333Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.645633Z","title":"Ddr4 sdram standard, jesd79-4, joint electron device engineering council, sep. 2012","venue":null,"work_id":"dd62196e-940c-48a8-a4da-5d95b42f34bb","year":2012},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.490418Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:ee48ceb53bdac1aebe17b7b58bc01ea7d8ff2a6f624534c9eaede52b3c2b8e16","observation_id":"befdbb46-e68d-447e-8d47-f9888e198bb8","resolution":{"observed_at":"2026-08-14T15:08:31.650208Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.632634Z","title":null,"venue":null,"work_id":"0cc83d53-94fd-4419-afe9-a06215c912c8","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.494210Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:73d81e205b91dee36986137bfded4bf75d5c97e9eac8947933bbc30b629b85e1","observation_id":"f05d28e5-7a8d-4a23-8038-dba662888379","resolution":{"observed_at":"2026-08-14T15:08:31.637421Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.576327Z","title":null,"venue":null,"work_id":"e47b165d-1586-4b6e-8e8d-0b5892726930","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.509726Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:e8bb0d514afb0452ca2c8990087f36549f7597bb1d469775277178fd75f03928","observation_id":"0476df31-8033-4228-9935-01f125492f09","resolution":{"observed_at":"2026-08-14T15:08:31.625455Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.511455Z","title":null,"venue":null,"work_id":"f3047b2b-5729-4f16-883e-29fdf6654011","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.554275Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:38a3858d4c40faf0b88e056a3e084269d1b2a6aab1233b94afc4fd365801dfe2","observation_id":"35ff411a-f019-471f-a508-fb84c734be43","resolution":{"observed_at":"2026-08-14T15:08:31.517592Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.375994Z","title":null,"venue":null,"work_id":"a90fb5cf-99f1-4098-8669-62212d9a2f78","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.561012Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:0652d9cacc6049c9793df4cf9eed7644c3c2663866b1399824ac0609e901d3b9","observation_id":"f49005c6-4335-44ba-bc0d-0ca7d8b4d8ff","resolution":{"observed_at":"2026-08-14T15:08:31.443946Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.285982Z","title":"Flipping bits in memory without accessing them: An experimental study of dram disturbance errors,","venue":null,"work_id":"2dd7b82f-e0fe-461f-9817-d5bf286eef12","year":2014},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.566010Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:73dd6aa3147d487a751ebf1b339f732cf2960338045167dacd7eacc4f5337674","observation_id":"a6d64146-18fe-4d1d-9d9b-cc609cbec4eb","resolution":{"observed_at":"2026-08-14T15:08:31.322374Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.273342Z","title":"Mentor Graphics","venue":null,"work_id":"6a6ff834-f6d9-4554-a6e2-8f47ccba682d","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.569984Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:c7b4555862b0d5eb8607a5bfb9ab1a20b1a6a16bc9586ded4bd053312936d1e5","observation_id":"17f74b39-4e1c-428c-aa89-7e9a22028ecf","resolution":{"observed_at":"2026-08-14T15:08:31.277326Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.188664Z","title":"A case for exploiting subarray-level parallelism (salp) in dram,","venue":null,"work_id":"a5a1f7e8-ce12-4d40-95e5-7d45d7bd084a","year":2012},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.574510Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:f70044be6c8fb3ca49bb0f81be537ea1bb31de12074a45e4cf8a9bcc3443c149","observation_id":"36793dc8-64ba-4c6b-b577-aa5df0196de1","resolution":{"observed_at":"2026-08-14T15:08:31.264643Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.122846Z","title":"Intel Corp","venue":null,"work_id":"74b32bd2-2e5f-4a44-9a3a-601c8b2e0aa5","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.578664Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:cd07cd040920c4956d3949dd9c48ab6de3a314e2b40e8333fdb40eb3a0b88dac","observation_id":"06822efc-f223-446e-9375-1b82dcd3f55b","resolution":{"observed_at":"2026-08-14T15:08:31.127337Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.103760Z","title":"Memguard: A low cost and energy effi- cient design to support and enhance memory system reliability,","venue":null,"work_id":"ce49bdbb-187a-49a1-97f8-31452176ddf2","year":2014},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.583108Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:094f6055db708df6c5d593030f8a5a8c421796ab5e6ea7d36b6a1ba47df18d84","observation_id":"b5435bdf-2a9b-497c-8fd0-ecbe11e0528d","resolution":{"observed_at":"2026-08-14T15:08:31.113876Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.057255Z","title":"Performance of the most common non-cryptographic hash functions,","venue":null,"work_id":"dfdd1d96-e63d-4b2f-afd3-918f73b1b3dd","year":2014},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.586617Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:ed68404d0590679a1e01a1bbb974a5a69c317f95d8d68089840987edc7dea75d","observation_id":"a6a3ed63-02f4-44f5-8bf4-61443b46625c","resolution":{"observed_at":"2026-08-14T15:08:31.095673Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:31.027290Z","title":"Ramps: A reconfigurable architecture for minimal perfect sequencing,","venue":null,"work_id":"93a1b685-de8b-413f-9971-8abffd698225","year":2016},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.641811Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:a6cf564aa3feddeeffa4196889e7ff609714327ef2fcd0d4220c1a31d94678f0","observation_id":"027152a7-7232-4f25-b1c6-f1ea2be2e398","resolution":{"observed_at":"2026-08-14T15:08:31.031324Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.994120Z","title":"Jacob, S","venue":null,"work_id":"ba3636ea-056f-4395-a5c4-bc0d2030fd05","year":2007},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.677173Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:5c2a292635b7e8d0f3e1302d92c6f528a57898c644c8c651ee773a12100dc137","observation_id":"d66e798d-229e-4c00-b7d2-79557bd3f448","resolution":{"observed_at":"2026-08-14T15:08:31.018326Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.902066Z","title":"Analysis of memory errors from large-scale field data collection,","venue":null,"work_id":"da5031b2-de00-419a-8ccc-05ca335a789b","year":2013},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.680600Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:b009de5791c4f3277361998156906f95a5f5250498065c1ad15b06c79864cddf","observation_id":"70414f7a-fee9-4137-b5d1-b4242f6ff285","resolution":{"observed_at":"2026-08-14T15:08:30.921678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.849587Z","title":"A study of dram failures in the field,","venue":null,"work_id":"32f73a7a-1905-4d0f-a097-0a9f7e908d2d","year":2012},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.685244Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:3b98dc261138c8848e7e59624f009a466e925be5d05fbe9b9eac2df8270d0b0e","observation_id":"3794a01f-c13a-4495-925f-02bb19a9fb32","resolution":{"observed_at":"2026-08-14T15:08:30.876724Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.837432Z","title":"Soft errors in advanced computer systems,","venue":null,"work_id":"be3c6956-c39d-4199-ace2-9e1ed89e0761","year":2005},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.689747Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:a372da10de216767743b3f35450e10bc2b8a47d4ca3c3f60374db2e2c877018b","observation_id":"467f3e03-fdf9-4df9-b378-4c6cb02e8ec1","resolution":{"observed_at":"2026-08-14T15:08:30.842258Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.709908Z","title":"Hardware-software co-design to mitigate dram refresh over- heads,","venue":null,"work_id":"645298d5-2f9c-41fa-83ab-868fe9a62a16","year":2017},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.693341Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:79ad724413f2353e3fda4f30a4f23115e9ed7ed65c8b0e707d0e411fbd17a77e","observation_id":"bdaf8090-4346-4d95-b3f8-0372d8233353","resolution":{"observed_at":"2026-08-14T15:08:30.828611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.671966Z","title":"Exploiting selective placement for low-cost memory protection,","venue":null,"work_id":"16ccd96e-c8fb-45de-a449-153be0162be3","year":2008},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.696906Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:b688222d0bd554d45c6775b34d909959d48eb4a2b35c10bbc4d7b7c6523e003f","observation_id":"e73f7830-12fa-4b1f-a1e0-0fc0c3770436","resolution":{"observed_at":"2026-08-14T15:08:30.676052Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.659342Z","title":"Evaluation and design of non- cryptographic hash functions for network data stream algo- rithms,","venue":null,"work_id":"edb36dc4-c319-4042-b0da-4f83675be021","year":2017},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.700758Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:85ad617b39cb58896d709dead82a8ddc8d95abf5ff12e70d0fed619ce6fdcfaf","observation_id":"0507aee5-9aa4-4049-b164-77645dd87c46","resolution":{"observed_at":"2026-08-14T15:08:30.664148Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.549685Z","title":"Improving bank-level parallelism for irregular applications,","venue":null,"work_id":"b8244e91-6f3c-49e9-8434-c1fb4391fdbb","year":2016},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.705920Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:1e2db86c8321f9417d3bd72ecff87697e5d9324ebbc6b6e583e27ae57cd5479e","observation_id":"24887559-5ef3-4a3a-88b9-addd400e3a5d","resolution":{"observed_at":"2026-08-14T15:08:30.651914Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.537257Z","title":"Low delay single symbol error correction codes based on reed solomon codes,","venue":null,"work_id":"8eb0503e-5db5-4d30-9547-9e558ab3a489","year":2015},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.741951Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:c38be6885ee0c4391f7a35c72c843263a1410fcdca33fbc1a74e89bdb3929aee","observation_id":"8f619211-523e-4da7-b015-31965309ec1a","resolution":{"observed_at":"2026-08-14T15:08:30.541501Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.452029Z","title":"Incre- mental multiset hash functions and their application to memory integrity checking,","venue":null,"work_id":"fdf93f33-4afc-4ef2-ba2f-fdcfb832c105","year":2003},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.810355Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:971cff8243cb91fb5ea4301b147cb501553f5a0eb1004643716ce02907c9889b","observation_id":"efabc36f-23da-412d-a8b2-483341710eb6","resolution":{"observed_at":"2026-08-14T15:08:30.529388Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.376969Z","title":"Rockliff","venue":null,"work_id":"41d6f4cb-f89b-4277-a75b-a3c67578f943","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.814596Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:17af9ffb8ced6b5988b477097817464a30696dcc05b5bc071eb9df87ff0029b4","observation_id":"a0c4b388-c6aa-446b-9da2-223590a3de56","resolution":{"observed_at":"2026-08-14T15:08:30.380904Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"matecconf/2016480","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.060533Z","title":"A study of hardware implementations of the crc computation algorithms,","venue":null,"work_id":"711b1d2b-cd93-4931-a02d-557e153fad85","year":2016},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.819479Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:bedf58235b81a7464a7395b1392ce01446aa85d7a553ad4dec114beffdcc72d5","observation_id":"fb4c67b6-2361-4bbd-af01-82fc74571588","resolution":{"observed_at":"2026-08-14T15:08:30.123588Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.364831Z","title":null,"venue":null,"work_id":"9107c25b-ba9f-4561-baa0-b3deb5f9b380","year":null},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.824292Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:f9588b1a98f6465062fd1407726a8ff0cd07570fec47c62b88c551bbe95bcc20","observation_id":"4fbb88f8-7a6c-41e8-9bfb-3d476cf53897","resolution":{"observed_at":"2026-08-14T15:08:30.368392Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.253669Z","title":"32-bit cyclic redundancy codes for internet appli- cations,","venue":null,"work_id":"01c24701-1baf-4542-97f8-c9e59129d651","year":2002},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.828660Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:1db4504cb4f663fe8a525e2f94c22002f6f2c882466ffc5263501582438304d7","observation_id":"c894b9c8-3c1b-4196-bfb9-3455009cb7c9","resolution":{"observed_at":"2026-08-14T15:08:30.355273Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.242181Z","title":"SSCMSD - single-symbol correction multi-symbol detection for DRAM subsystem,","venue":null,"work_id":"45bd6cf1-ac12-45e1-83b7-df3ab9ff821d","year":2018},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.832283Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:b8b1976e45c0c2eab16df62bb1f0afb2106e716da19fd8cacd86c466bec813e3","observation_id":"b6a45064-5c24-4871-abd0-46a2c0504fe2","resolution":{"observed_at":"2026-08-14T15:08:30.246134Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.145450Z","title":"Eruchalu","venue":null,"work_id":"dd5ddda0-d978-4b47-be45-beecd0a2ae42","year":2010},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.836535Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:fad493e7ad001d1fa29c947032d95c9e0c73420a1343514def6dee57e77df2c1","observation_id":"5aa53342-cf46-4c0b-89bc-f9bfb7327fa9","resolution":{"observed_at":"2026-08-14T15:08:30.217617Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:08:30.132558Z","title":"His research interests include computer system design and architecture, memory, reliability and new computing paradigms","venue":null,"work_id":"cac6102d-6ee9-43dc-b277-3c2eb37b0f06","year":2010},"citing_paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem","version":2},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-14T15:08:29.916600Z"},"links":{"citing_paper":"/paper/1908.01806"},"observation_digest":"sha256:968dd73864b7d3836ea587d56285ea922b445a0891ea7ae97aa995399135134a","observation_id":"2228306e-4a0b-47b1-9c56-2dea912410be","resolution":{"observed_at":"2026-08-14T15:08:30.137218Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.01806","last_updated":"2020-02-22T18:38:44Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-14T15:00:00.041875Z","submitted_at":"2019-08-05T19:01:58Z","title":"Addressing multiple bit/symbol errors in DRAM subsystem"},"reference_resolution":{"displayed":42,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":5,"verified_exact":0,"verified_fuzzy":36},"total_outbound_references":42},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 42 of 42 outbound references and 0 inbound Pith citation observations for arXiv:1908.01806."}