{"as_of":"2026-08-16T13:27:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e56c1a9b0636599d0892c00179607a8f2db58008c82d6f2927c074132b1e193b","coverage":[{"denominator":25,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":25,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T15:41:57.825675Z","state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.02135/citation-record","integrity":"/paper/1908.02135/integrity","json":"/paper/1908.02135/citation-record.json","paper":"/paper/1908.02135"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.350785Z","title":"Raidr: Retention-awarein- telligentdramrefresh,","venue":null,"work_id":"04925139-6ae5-47b7-82a2-e6074783cc11","year":2012},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.662930Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:1acd0da1fa46d1ebb7a8e86390cb2034df479fb46b3d28108ff9742789a43148","observation_id":"64342a3c-754b-4ad4-991c-9f626cf73433","resolution":{"observed_at":"2026-08-14T15:41:58.354675Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.337841Z","title":"Energy management for commercial servers,","venue":null,"work_id":"b59a7bfd-890b-45e3-b4d4-1d5b5e866231","year":2003},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.681728Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:3c923f9fd964b82a36e8d580e50f1b91df1775ab696d8e60849f2993dd9dbdf4","observation_id":"55639cbc-4284-434c-b632-6a78190508d8","resolution":{"observed_at":"2026-08-14T15:41:58.342004Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.324844Z","title":"International technology roadmap for semiconduc- tors 2013 edition","venue":null,"work_id":"4c59ebf8-0739-4a12-841b-2aa6c1457551","year":2013},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.730917Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:1ef185e4ef32d7ee8fe2899600b8da599c36f2e245a12e04d02751f96d8328d0","observation_id":"f1881806-f880-4214-8fdd-819c6a8ca695","resolution":{"observed_at":"2026-08-14T15:41:58.329086Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.311941Z","title":"Intel®optane™ ssd dc p4800x series","venue":null,"work_id":"bf77ac41-6c47-40b4-9831-03fc216dc4d8","year":2017},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.736082Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:428bf85502308fd4ec43240f8a020dba9c38a58db2c35d1b31fce8131b676bb2","observation_id":"53cdea20-1c34-4b2e-9624-5fa04c7090fc","resolution":{"observed_at":"2026-08-14T15:41:58.316311Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.298859Z","title":"Towardswrite-backawaresoftwareemulatorfornon-volatilemem- ory,","venue":null,"work_id":"17223be2-15b7-47e1-ad18-1601f6652b69","year":2017},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.740277Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:5ee49d6398570605908297f5394dd8868cebd1e2ccd631cc2477737562de6434","observation_id":"986838d7-de63-4596-acdb-5ea39da71547","resolution":{"observed_at":"2026-08-14T15:41:58.303307Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.283758Z","title":"Phasechange memory technology,","venue":null,"work_id":"218002f3-3a78-4daa-be9a-9cc2f65e60d7","year":2010},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.744992Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:ceb642f53e917c438994f70892d9fd6d6469b058f47209aeba2ef47f6f6c1f1d","observation_id":"54fbcd65-4490-43bf-bb58-ebfc0d6e9df8","resolution":{"observed_at":"2026-08-14T15:41:58.289075Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.269729Z","title":"Soft2lm: Application guided heterogeneousmemorymanagement,","venue":null,"work_id":"a11cd580-c79f-4c6d-9b3a-176c6412d3dd","year":2016},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.749495Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:bbba44d6c98c6eb0f5f1568dddd0838a1ff0215a04e3f3dc20f8b7bd9155358e","observation_id":"ab4a9d67-04d4-4e6e-9274-723f34154a6f","resolution":{"observed_at":"2026-08-14T15:41:58.274472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.256125Z","title":"System software for persistent mem- ory,","venue":null,"work_id":"4ea35d0f-26cc-4a6b-be89-66d1b0054e07","year":2014},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.753061Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:000f7549215acbf3d94ebb58d8a766d73a9d2f3a519013c70ad68ad6dae19ddc","observation_id":"295816ce-768b-4df8-88cb-3ab6647a37cf","resolution":{"observed_at":"2026-08-14T15:41:58.260388Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.243318Z","title":"Better i/o through byte-addressable, persistent mem- ory,","venue":null,"work_id":"24d0a9aa-c228-48fa-bbde-c16fa9cd9f08","year":2009},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.756874Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:b33b83cc07e9eb4b49a1cf4061c8a4430b9f17307ddd59ec42f3a9b5a222d52c","observation_id":"123bfcff-50de-4d91-a887-b5f84c41d7b8","resolution":{"observed_at":"2026-08-14T15:41:58.247572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.230467Z","title":"Nvmain: Anarchitectural-levelmainmem- orysimulatorforemergingnon-volatilememories,","venue":null,"work_id":"eefc5072-2bc2-4eee-a3e4-79b44069e48d","year":2012},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.760595Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:e5548e7db8c8f8351b6625599b5b88fa432f8f6556123373c25c3e3209b71c01","observation_id":"27e74d51-ffbe-4929-b173-31407eec13dd","resolution":{"observed_at":"2026-08-14T15:41:58.234662Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.217320Z","title":"Hmmsim: a simulatorforhardware-softwareco-designofhybridmainmemory,","venue":null,"work_id":"130d0696-eaf3-4bf2-993a-35ab5b8bb153","year":2015},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.764792Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:ba0e95dc6d6c86de36dca4cd32474f5962aecfb7575405da964fa880ca3af6d2","observation_id":"e3f900a3-d627-4ed8-894d-ce04c69739d9","resolution":{"observed_at":"2026-08-14T15:41:58.221476Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.204289Z","title":"Quartz: A lightweight performance emulator for persistent memory software,","venue":null,"work_id":"d8135ae3-dff7-49fa-80a0-ee682a87a530","year":2015},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.769006Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:c3902c475b0498cdc4a886820dd104b3e8e3f503791d07d7ff2ce4430db47228","observation_id":"71946a1f-3a12-4b37-b12d-02287fcc4f47","resolution":{"observed_at":"2026-08-14T15:41:58.208556Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.192258Z","title":"Intel 64 and ia-32 architectures optimization refer- ence manual","venue":null,"work_id":"faffbd38-4d8d-49b5-adec-2cdfe6fd0427","year":null},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.772653Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:c0c9c4b919b1294586ea167b523f60194ed99c900493df4f3813ea4edaff2e50","observation_id":"e8ff7a10-d16a-4298-9834-67fcb92d1500","resolution":{"observed_at":"2026-08-14T15:41:58.196097Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.179900Z","title":"Nvsim: A circuit-level performance,energy,andareamodelforemergingnonvolatilemem- ory,","venue":null,"work_id":"8fa90057-8edd-412d-932d-19bca79c3471","year":2012},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.777662Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:fa3e384f0e6d199f164e2352db82cef3d09d2b40098752c545f0ebcf0cead349","observation_id":"f7ab0530-c6a9-42a0-a05f-8c5142ce4214","resolution":{"observed_at":"2026-08-14T15:41:58.183854Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.166664Z","title":"The gem5 simulator,","venue":null,"work_id":"0218a378-4ac9-4fd0-a677-be3e6e08357c","year":2011},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.783392Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:144ca5218a0757204f762357607ddfb70a9597e08b84d151e3ea6fe2bb4b83a2","observation_id":"62d703ba-586f-4b60-855a-0790857ba108","resolution":{"observed_at":"2026-08-14T15:41:58.170992Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.153376Z","title":"Intel xeon processor e5 v3 family uncore performance moni- toring","venue":null,"work_id":"8c37ae83-799a-4b38-a864-39e135dd0569","year":null},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.788090Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:4b9b41c95d2a22ea329bd465988b70058b516f5cd587a3b4f6cac638771b9d68","observation_id":"19587ec4-52c3-42be-960a-2ffa2c0e3b71","resolution":{"observed_at":"2026-08-14T15:41:58.157777Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.140183Z","title":"Intel 64 and ia-32 architectures software devel- oper’smanual","venue":null,"work_id":"7ffd5d0b-5afc-4964-a5e4-124a55ddab77","year":null},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.792213Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:d0ff8d5edb4b4914a1237678cdfa3ce8abfb0a646bdd478c6da7e42e624b65ae","observation_id":"b0ebe1fb-ebcb-42a9-b5e3-eff333bd36a9","resolution":{"observed_at":"2026-08-14T15:41:58.144466Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.126088Z","title":"Intel memory latency checker","venue":null,"work_id":"da47acda-cb86-490a-bc9f-e7510e0f00da","year":null},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.796025Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:3ee1fb1117e49373e3def9f4159d28073c93a944bbfb94fc9195fbf1a8e90e5b","observation_id":"66acdb67-12b3-4e38-a723-7eb5bdae8e21","resolution":{"observed_at":"2026-08-14T15:41:58.130717Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.109595Z","title":"Dramsim2: A cycle accurate memory system simulator,","venue":null,"work_id":"186151e8-257b-4997-a975-518d5fa1aa50","year":2011},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.800200Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:61ffe10344fd6f91e5411fd5e00f4eefb84754f50dc5beec0f5e4361afe230e0","observation_id":"6965554d-1482-48f6-afe0-c2cb6d1ae870","resolution":{"observed_at":"2026-08-14T15:41:58.115621Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.090952Z","title":"Marss: A full system simulator for multicore x86 cpus,","venue":null,"work_id":"e1974209-32f5-4586-abde-8dc480824660","year":2011},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.804346Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:57802fe274cd411863999eac4d8d74c664c1abf9bb3d083a88ab6210989515a9","observation_id":"9ddbafaf-ca9e-49f2-8374-76ddbf30f701","resolution":{"observed_at":"2026-08-14T15:41:58.096540Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.072321Z","title":"Fpga-basedprototyping systems for emerging memory technologies,","venue":null,"work_id":"4c18f554-b039-43d6-857c-e5e44ae5fb6a","year":2014},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.808585Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:59884cd1612dd71dc1991be57aa56eb07c201a58fe0f3ee680086d4d12afd0bd","observation_id":"02a7d986-54dd-45b7-a119-6c1dd4ea0776","resolution":{"observed_at":"2026-08-14T15:41:58.076835Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:58.056186Z","title":"Building emulation frame- work for non-volatile memory,","venue":null,"work_id":"8ed51a76-3b90-42e9-8444-91e1dd0e1d15","year":2017},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.813165Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:8b32b6e370f59c3fa6a37368eb293372c7d2f6f98ee29788ad5dfcf0c196d6ec","observation_id":"f119fb0e-83e6-453c-bfac-a34d126b56b5","resolution":{"observed_at":"2026-08-14T15:41:58.061565Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:57.983043Z","title":"A framework for emulating non-volatile memory systemswith different performance characteristics,","venue":null,"work_id":"3587e846-0e4b-4d6e-ba38-e238e3316ea1","year":2015},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.817050Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:fc4cb4aad7dfe3f71647edb477e93ac5134762b626af1c450ff3d9a96c884668","observation_id":"3c945c21-5ee5-4849-9bc3-b819397010ff","resolution":{"observed_at":"2026-08-14T15:41:58.009673Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:57.914528Z","title":"Greengovernors: A frameworkforcontinuouslyadaptivedvfs,","venue":null,"work_id":"035da1a8-bfeb-4971-99d7-6ca4e14c4229","year":2011},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.821186Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:f4d7cdcf7e3e2c39faaf0df14d866216182f234b1b23a8d088a7c808cab5825e","observation_id":"93fe671d-72a8-42e4-bb92-37fc75aea485","resolution":{"observed_at":"2026-08-14T15:41:57.954539Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T15:41:57.855468Z","title":"Hme: A lightweight emu- lator for hybrid memory,","venue":null,"work_id":"039855de-67d2-4a2c-9368-ea556920f825","year":2018},"citing_paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T15:41:57.825675Z"},"links":{"citing_paper":"/paper/1908.02135"},"observation_digest":"sha256:7eeff5b81a8f1fc7e9eb347f8b1ff5f1340963b99cbdfc6cfbab265ec4c9c8c7","observation_id":"26d435c3-7e7e-4619-9441-1fa4f62d2087","resolution":{"observed_at":"2026-08-14T15:41:57.888622Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.02135","last_updated":"2019-08-02T04:37:07Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-16T02:22:08.930566Z","submitted_at":"2019-08-02T04:37:07Z","title":"A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies"},"reference_resolution":{"displayed":25,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":25},"total_outbound_references":25},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 25 of 25 outbound references and 0 inbound Pith citation observations for arXiv:1908.02135."}