{"as_of":"2026-08-16T08:35:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:363613c1b46cbd69160fc8b3f70de789f98c7cf59e07035a8f82ddbb9cdef191","coverage":[{"denominator":31,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":31,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T14:34:08.661637Z","state":"measured"},{"denominator":31,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":31,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.02986/citation-record","integrity":"/paper/1908.02986/integrity","json":"/paper/1908.02986/citation-record.json","paper":"/paper/1908.02986"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.210737Z","title":"Software-based self-testing methodology for processor cores","venue":null,"work_id":"2167428a-443f-4632-8b87-4729cb64ad9c","year":2001},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.504276Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:1eceb0b92d14396f62822f2bbf9c415015fbdf0d8a88086db70c45ca59a70fcd","observation_id":"f4b848d5-d681-4ee4-b301-5a45d9836223","resolution":{"observed_at":"2026-08-14T14:34:09.216582Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.194423Z","title":"Software based self-testing of embedded processors","venue":null,"work_id":"95ea10b3-ed23-4126-a887-e4c75ad53a57","year":2005},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.510066Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:d7e66d2ab413e6965087528d08f6e18cfac7da005cc6fec455152bff4139d6fb","observation_id":"a414541a-c6a0-4aa3-8a4c-41a146f5eb73","resolution":{"observed_at":"2026-08-14T14:34:09.199432Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.177165Z","title":"Development Flow for On-Line Core Self-Test of Automotive Microcontrollers","venue":null,"work_id":"42a11053-a59f-4d11-9255-4bd6a8a9d939","year":2016},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.515258Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:705ea6d9c18f27c20010f025136fbdb74e99c786943494239fa4bed1fbb60d57","observation_id":"266db0e5-2196-41d5-a80d-43728847ca88","resolution":{"observed_at":"2026-08-14T14:34:09.182471Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.159492Z","title":"IEEE Design Test of Computers, v.27, no.3, 2010","venue":null,"work_id":"4a613f2d-ec89-476c-9078-823cd8254d69","year":2010},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.520876Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:c8ed7cfb5b24a1ce89b8481107f2969d6e529b39c1686f80449a18845c1a96b6","observation_id":"beda7717-422c-45b4-9fb4-52fb891d6f78","resolution":{"observed_at":"2026-08-14T14:34:09.164992Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.142914Z","title":"On the in-field functional testing of decode units in pipelined risc processors","venue":null,"work_id":"bcd13864-f693-476a-a264-5b8c8c18ec62","year":2014},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.525920Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:1913d3145d85930f9f75af25a21de847fe7562c9b0c7f53f9efc685a90fd3624","observation_id":"b8481764-0553-4b1c-8c39-53e9a895bfb2","resolution":{"observed_at":"2026-08-14T14:34:09.148133Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.125893Z","title":"A flexible framework for the automatic generation of SBST programs","venue":null,"work_id":"78cea224-e798-4dca-b4db-b32e28c8cd86","year":2016},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.531736Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:b0f8ea922bbdce8751141931d3b38e4c2614275999f596e1c948d15678f19496","observation_id":"e4683bbc-5e9a-4552-98a6-c71b496cd17b","resolution":{"observed_at":"2026-08-14T14:34:09.131420Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.108650Z","title":"Towards an automatic generation of diagnostic in-field sbst for processor components","venue":null,"work_id":"515ac953-4613-4fbd-9882-1d5eb0eabb15","year":2013},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.537415Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:e225e4fdfed487ba4f6eca3759ebd05c50b44699d6e9351fb0014c85bc496275","observation_id":"f542417e-ab7a-4179-a36a-693ffe99df14","resolution":{"observed_at":"2026-08-14T14:34:09.114409Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.093048Z","title":null,"venue":null,"work_id":"af4d7973-23f9-493e-80d1-2afba6c945a4","year":2006},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.542343Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:0dede3e5502f0def2bd58df5bef1d64a6aca9d89575875cc7a89e55c0078476d","observation_id":"1a198c52-1e89-404c-8846-1e922aab64fd","resolution":{"observed_at":"2026-08-14T14:34:09.097992Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.076609Z","title":null,"venue":null,"work_id":"5abebed5-90a4-47c3-94fa-957123b337f9","year":2007},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.547271Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:211b67c396a328e5d2ca87ad292366a231418f8ff9c1c095fbcdf848b71db272","observation_id":"5f3f9a4f-b991-4590-823d-f53cf8903e2b","resolution":{"observed_at":"2026-08-14T14:34:09.082006Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.060270Z","title":"Simulation-based functional test generation for embedded processors","venue":null,"work_id":"1b9d84ab-1d83-4b00-83d7-8b48e748addd","year":2006},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.552392Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:1b4fbe82973d4b7f4fc2bfdba5adb381e621282a28a1ee7dad754bb4d59029cc","observation_id":"89eaf068-c272-4b8d-a079-da6e1014e2b0","resolution":{"observed_at":"2026-08-14T14:34:09.065403Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.044562Z","title":"Kranitis, A","venue":null,"work_id":"95a21566-d1e3-4c6c-8a8e-6b74dd0a1926","year":2005},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.558109Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:1fde94e6d8aa34f9aecf0fd4490789edf6afc8316bc0078aaf4baf451c29e13a","observation_id":"645433dd-ae76-4dfd-b60e-01e5739844ec","resolution":{"observed_at":"2026-08-14T14:34:09.049430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.027650Z","title":"Software-based self testing with multiple-level abstractions for soft processor cores","venue":null,"work_id":"631bb492-ce03-4cb8-8243-577dcf85ded7","year":2007},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.562899Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:3bdd1f12b2031839e036b9b2e0e94be6f8b9970454b902155b03d84a01094e60","observation_id":"b8b1aac0-6c08-4549-bafe-7f707586514f","resolution":{"observed_at":"2026-08-14T14:34:09.033026Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:09.004720Z","title":"Native mode functional test generation for processors with applications to self test and design validation","venue":null,"work_id":"727b5aa7-cea4-47a2-a9ec-762b38e1216e","year":1998},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.567916Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:f9efd402db887384df10d6100d11df3ef4120f12ffa179eaf3c10b11dde8606c","observation_id":"d87c9f86-bc59-4a8f-8f6f-384b80fc9fc8","resolution":{"observed_at":"2026-08-14T14:34:09.011000Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.985962Z","title":"Frits - a microprocessor functional bist method","venue":null,"work_id":"d02f10f5-35ea-49a4-80ea-0a321c07c650","year":2002},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.572892Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:42adeb5d98f8a4bf4e6c86b416e96c35a621f6bff3b8517fdba285c407a2321c","observation_id":"cbf5270b-2c20-4363-ac23-171835b5c578","resolution":{"observed_at":"2026-08-14T14:34:08.992014Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.968687Z","title":null,"venue":null,"work_id":"f30ac6f2-4427-4072-91d7-556603366e82","year":2006},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.578192Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:da197053a86108fa8e152238bc493dc0d6eba0bff30a8e14f92af5666376620d","observation_id":"545a0c1b-8342-42fb-a4f2-27fab8a2b368","resolution":{"observed_at":"2026-08-14T14:34:08.973889Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.951612Z","title":"Automatic test program generation: a case study","venue":null,"work_id":"c9b4e978-3b87-4ed0-a90f-512402bc08ea","year":2004},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.583018Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:23b26392ef8b5b6f7be8912d258425a0506afb201b9093ecfcda6c46f1749803","observation_id":"321aea51-c12a-47d3-ae25-3b095102ccfe","resolution":{"observed_at":"2026-08-14T14:34:08.956979Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.935565Z","title":"Zamboni, N","venue":null,"work_id":"b89d59fe-c7e8-4bf1-9489-b34685f5545b","year":2013},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.588383Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:886492dc00883b3810a5d5ddcaa6e13bbd9bbe12a4eadb342663aced99873ae0","observation_id":"a2f2903d-4668-4a40-8b80-f86087dcd16b","resolution":{"observed_at":"2026-08-14T14:34:08.941048Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.919574Z","title":"Sanchez and M","venue":null,"work_id":"37891cd6-2bd8-4fe1-942b-2840b75e67ed","year":2015},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.593845Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:b96406c1ef3257022478c2b4eadb4b37d1c02239236029cdc957a2e523c29204","observation_id":"8292bb22-67b3-40b2-8fe2-760411b567e2","resolution":{"observed_at":"2026-08-14T14:34:08.924623Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.903270Z","title":null,"venue":null,"work_id":"d172622e-da5a-4d40-a4f2-a37e75ed28db","year":2011},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.598593Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:17f88c8409acb3849bb4a6d54cc29c1820139de0a147dd963a61db547f5784d4","observation_id":"26192306-8056-419f-92ee-25c28331b3c8","resolution":{"observed_at":"2026-08-14T14:34:08.908239Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.886897Z","title":"On the functional test of the cache coherency logic in multi-core systems","venue":null,"work_id":"4f8d48a0-2116-468e-be21-834b622f190d","year":2015},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.603246Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:7e6811a75c2c733495cc6bb1edf0f19ee38bb5dbd428e71ef1fe278dfdcea30b","observation_id":"def8aa6d-e43d-4f0e-9a5d-0f6390cbbc54","resolution":{"observed_at":"2026-08-14T14:34:08.892294Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.870093Z","title":"Ravi, A.Raghunathan","venue":null,"work_id":"9d2251f7-f11b-4981-9ef6-5763981c8c20","year":2008},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.607715Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:ceb7446925cf83f5b6634bd865e1ca28587600374a91ddc4fdbccab99001a23f","observation_id":"aeed31e0-2b1e-4bd5-a75f-0e2b4fb82586","resolution":{"observed_at":"2026-08-14T14:34:08.875403Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.853301Z","title":"14th Int","venue":null,"work_id":"3b94b34c-54f8-4724-9f3a-537537f22fa4","year":2013},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.612731Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:6092e9a21ede77f425f004e189f179d47cf20990c80d15331cb0ee61944d5069","observation_id":"e47a747b-5f4b-4d12-8f45-0a7e443d1b6b","resolution":{"observed_at":"2026-08-14T14:34:08.858762Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.836616Z","title":"Hierarchical Pattern Faults for Describing Logic Circuit Failure Mechanisms","venue":null,"work_id":"5bf13392-001e-40a6-892d-3ac84c9b23f0","year":1994},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.617804Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:12a6c1ce36152ace806bfdf1218d54342f9d0ea9e4371dd1dc07ac41db378e5a","observation_id":"e48aebb2-dc61-4d90-9029-fc93a25a0536","resolution":{"observed_at":"2026-08-14T14:34:08.842044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.819892Z","title":"Fault Diagnosis in Combinational Circuits by Solving Boolean Differential Equations","venue":null,"work_id":"5a49cc89-9453-41bd-a32f-6c49ab709ce5","year":1980},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.622471Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:38167c613147babc1ae794d794dd69e90070a95953478d70c1a711668495f47e","observation_id":"ec58b74c-73e6-4d61-b153-de4c61fea5fe","resolution":{"observed_at":"2026-08-14T14:34:08.825176Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.802181Z","title":"On the Properties of the Input Pattern Fault Model","venue":null,"work_id":"cca0fa9e-a36e-4165-90f6-74c3afe628c8","year":2003},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.628493Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:6e95ac0c1f47a6d2c2d034a7f4260e8c68f8187f57123df871116f7a61c8c79f","observation_id":"07b9f281-bfbd-4922-b54b-9932bf06ff88","resolution":{"observed_at":"2026-08-14T14:34:08.808033Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.784167Z","title":"Adaptive Debug and Diagnosis Without Fault Dictionaries","venue":null,"work_id":"a5f084ef-54fd-4e1e-b1f3-de82f2091342","year":2008},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.633868Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:083425b47e577cfab745dcc3adaf2bfe90511fef84c95520fdfb649f313ca3e8","observation_id":"d3ead922-b4f1-4df1-8a92-ff2b92063c0d","resolution":{"observed_at":"2026-08-14T14:34:08.789591Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.766087Z","title":"On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets","venue":null,"work_id":"60b64508-ce1a-47d3-8445-afdfd2f75e85","year":1966},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.638977Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:545d9de5e775df1d079f6929e26f69bbe21cbf42fdddf5f0dd0c27a13b7e54fb","observation_id":"fc4cac91-7f3a-46dc-9357-584c2387456d","resolution":{"observed_at":"2026-08-14T14:34:08.771236Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.748617Z","title":"High-Level Test Data Generation for Software Based Self-Test in Microprocessors","venue":null,"work_id":"77ec79de-fd35-4a52-bc85-a495cad6767c","year":2017},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.644927Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:d254db8e14d7df5bb76c12eea667e1257671e30d1dd47dd86a1c5e8273efd696","observation_id":"574f15d1-b885-4f28-b899-631d2b416a7e","resolution":{"observed_at":"2026-08-14T14:34:08.754184Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.732120Z","title":"Parallel Pseudo-Exhaustive Testing of Array Multipliers with Data-Controlled Segmentation","venue":null,"work_id":"aa51d727-84fe-41f6-970f-adcf1e7bd332","year":2018},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.649962Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:ad0f9c0663d9f772960319e76e8da2b3cd8fb7876bca1ff26d1b74928f516916","observation_id":"b2de28ab-c681-4686-9d78-b16da430cce4","resolution":{"observed_at":"2026-08-14T14:34:08.737300Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.714884Z","title":"MiniMIPS ISA","venue":null,"work_id":"117aabe3-750c-4b51-bd04-01a1b1af7a37","year":null},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.656562Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:bcde19f622d93e384a2b8e78080742f3723a8a4a766ff6680848feaff51ba681","observation_id":"9052412b-5342-44ef-af28-fab77f81febd","resolution":{"observed_at":"2026-08-14T14:34:08.720057Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:34:08.694515Z","title":"Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs,","venue":null,"work_id":"42b5def9-7ca3-4f9c-9ae1-8b7570c26386","year":2016},"citing_paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T14:34:08.661637Z"},"links":{"citing_paper":"/paper/1908.02986"},"observation_digest":"sha256:c8c75442df27a91c3b187eace0b8a9addbce14faa715cc242295d8f83b7519bd","observation_id":"885f325c-cdbb-4daf-b199-b0483aabefda","resolution":{"observed_at":"2026-08-14T14:34:08.701843Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.02986","last_updated":"2019-08-08T09:29:59Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-14T14:25:25.698170Z","submitted_at":"2019-08-08T09:29:59Z","title":"High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors"},"reference_resolution":{"displayed":31,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":4,"verified_exact":0,"verified_fuzzy":27},"total_outbound_references":31},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 31 of 31 outbound references and 0 inbound Pith citation observations for arXiv:1908.02986."}