{"as_of":"2026-08-16T12:56:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f07f29192b990836fa6778302abc63a804b3530ecd1479e25ce93b552ca25681","coverage":[{"denominator":26,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":26,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T14:24:48.958449Z","state":"measured"},{"denominator":26,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":26,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.04744/citation-record","integrity":"/paper/1908.04744/integrity","json":"/paper/1908.04744/citation-record.json","paper":"/paper/1908.04744"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.419098Z","title":"Cortex-a76,","venue":null,"work_id":"cd25db38-8446-408b-b53b-79b8d87592e8","year":2019},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.830140Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:cd79ac1cba04c7f4e994e5d9458fde42a5b66f0361bce3226458b89dbd9a4694","observation_id":"acf60089-10d5-4059-b5e1-95f2c821a0ca","resolution":{"observed_at":"2026-08-14T14:24:49.424994Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.401744Z","title":"A survey of architectural techniques for improving cache power efficiency,","venue":null,"work_id":"d9416801-29c0-448c-8ac2-c7cfb0953dac","year":2014},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.836004Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:5a18300792810d28e14196904804525fc5896aa5d613e3b0ba2a162444f36328","observation_id":"fe840953-fc69-4cb9-add4-91de000fb5dd","resolution":{"observed_at":"2026-08-14T14:24:49.407880Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.385821Z","title":"Spin-transfer torque mag- netic random access memory (stt-mram),","venue":null,"work_id":"4d34c9fb-06dc-48a4-9f14-590ee37b41ef","year":2013},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.841170Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:d3afefc8b02ac8cb8208b2502b5fc54bcb238fb57c40c9cfe75b07659287903b","observation_id":"07df63e4-8bb3-4875-8b7c-511e50c50b5d","resolution":{"observed_at":"2026-08-14T14:24:49.391005Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.369887Z","title":"An energy-efficient memory-based high-throughput vlsi architecture for convolutional networks,","venue":null,"work_id":"e3c17b1b-3736-4720-9fd6-9ffdf4e23e41","year":2015},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.846212Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:efc1170263269b989f0cf5a564e95f9a09ddd5c3d402c14881c92a263588cee0","observation_id":"0dac17d0-f885-4dd8-8997-f47cdf6bd50e","resolution":{"observed_at":"2026-08-14T14:24:49.374855Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.353801Z","title":"Relaxing non-volatility for fast and energy-efficient stt-ram caches,","venue":null,"work_id":"5dacf1b1-8362-479c-b382-14da2ee1d78b","year":2011},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.851069Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:9017170b9fcea9cd8a5f9121d38fdb05640081e4ebbe31b0f9d6b5cfcf11a924","observation_id":"6cf60a64-f2cc-43bc-968c-fb32bdcfc56d","resolution":{"observed_at":"2026-08-14T14:24:49.359309Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.338124Z","title":"Cache revive: architecting volatile stt-ram caches for enhanced performance in cmps,","venue":null,"work_id":"0099a356-7a06-48be-a23d-09345973c0de","year":2012},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.856222Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:0740f6a1eb041f2e3f1fb7d21e1d9d60fbb61c705724b628b98f6bea00a60cd9","observation_id":"0201eaa4-af61-4268-9244-7acb1315bdc8","resolution":{"observed_at":"2026-08-14T14:24:49.343176Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.321088Z","title":"Cache decay: exploiting gen- erational behavior to reduce cache leakage power,","venue":null,"work_id":"3b333d4b-b611-4f67-acc1-a0015a3e47c0","year":2001},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.861900Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:78a5544393ec5f370ba9db411152666af83ec67a1fbedc6ba79a9ebb6292f59e","observation_id":"83c40e7c-50be-4e65-9aa9-75e9d59f20df","resolution":{"observed_at":"2026-08-14T14:24:49.326487Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.304774Z","title":"A scaling roadmap and performance evaluation of in-plane and perpendicular mtj based stt-mrams for high-density cache memory,","venue":null,"work_id":"ed1dbc78-1b53-44f5-89ec-b54f1d1d2383","year":2013},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.866798Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:6e25be733e3c6e29ecddbcdc40a6719a30b4c3e38720d522fbf5233d29950bdb","observation_id":"3907df0d-ac83-4f96-8e29-b85fa09555d0","resolution":{"observed_at":"2026-08-14T14:24:49.310051Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.289854Z","title":"Highly reliable and low-power nonvolatile cache memory with advanced perpendicular stt-mram for high-performance cpu,","venue":null,"work_id":"3e0c763f-d5bd-4356-9dd7-9ee7de231dfa","year":2014},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.872032Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:a10921a9327ea88d90c1c9f97f554d32ef65a7d5c09843fcb8144a9adec7ff1d","observation_id":"f0c54c6f-03d1-4917-a4f0-aeedd32c356e","resolution":{"observed_at":"2026-08-14T14:24:49.294970Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.272379Z","title":"Multi retention level stt-ram cache designs with a dynamic refresh scheme,","venue":null,"work_id":"38fe2b9c-98e8-4ead-9985-50e8f114e34d","year":2011},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.876384Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:c00153f00dccb4104ab1a1f45f706b515696a5b1ce93c55c37147cbd11f379e5","observation_id":"1357e5a5-71be-4800-aac5-512d77544836","resolution":{"observed_at":"2026-08-14T14:24:49.278964Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.257135Z","title":"A coherent hybrid sram and stt-ram l1 cache architecture for shared memory multicores,","venue":null,"work_id":"eba18d50-e3de-4410-b0c8-a231bc61b98e","year":2014},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.882292Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:7ece7b3cf1c02fabe0e0b7c1c50f6a256e8991ea90e42d326c5a76af2ccf305e","observation_id":"18bd21e6-d7e6-4050-957a-253b4844a604","resolution":{"observed_at":"2026-08-14T14:24:49.262086Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.241845Z","title":"Dasca: Dead write prediction assisted stt- ram cache architecture,","venue":null,"work_id":"020babae-d64a-48bd-945f-69c92141ea8e","year":2014},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.887346Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:f180c903f907fd8dfd0780f7985b6c22758c0546dfb6c122e448342268661b26","observation_id":"4d7ec037-0941-45fd-a695-b3f0e13837dd","resolution":{"observed_at":"2026-08-14T14:24:49.246743Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.226001Z","title":"Energy reduction for stt-ram using early write termination,","venue":null,"work_id":"4ee11756-7fc7-4b37-8da3-a1ac4d773fb4","year":2009},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.892215Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:4eee9584ab9fa0c583458de90a4fd1705543b2696f2de2f28872e2dfa7b12e37","observation_id":"c151edea-09bd-473a-ab74-72ae8b457cce","resolution":{"observed_at":"2026-08-14T14:24:49.231257Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.209653Z","title":"Probabilistic replacement strategies for improving the lifetimes of nvm-based caches,","venue":null,"work_id":"29da1c82-1338-41e7-9811-16915b9d9603","year":2017},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.896844Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:fd92c559aa007794c303afbb501e61d8f8fa57db25afd79ef4cf7ea362cdf302","observation_id":"46738999-0ae2-440f-bd20-20523b2ebfac","resolution":{"observed_at":"2026-08-14T14:24:49.215161Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.192673Z","title":"Brloop: Constructing balanced retimed loop to architect stt-ram-based hybrid cache for vliw processors,","venue":null,"work_id":"533e9ab9-4ad8-485a-b47d-971bd97a8a01","year":2019},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.901650Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:057b6f7448b14a5c19aceeba4e5a4b6af77431fe63505dea8b62ce8bf563c1b2","observation_id":"1ebba81c-1945-4e3c-be68-0d03899b5c12","resolution":{"observed_at":"2026-08-14T14:24:49.198137Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.174802Z","title":"Lars: Logically adaptable retention time sttram cache for embedded systems,","venue":null,"work_id":"fc14ac0d-c08e-4880-a624-559361fe5acf","year":2018},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.907517Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:86860408ac529aa6d59efc667f345a4e6196fef873495ad313247039987cc878","observation_id":"86a32eb1-40e6-4123-843a-39598f379780","resolution":{"observed_at":"2026-08-14T14:24:49.180962Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.158323Z","title":"Spec cpu2006,","venue":null,"work_id":"ebcd789f-e4eb-480d-883c-cf93fba6921a","year":2019},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.912351Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:1823fd95dae6b4164ed98a1c39a4adbc591c17541d9e9643bf929e7f726037a9","observation_id":"1d075243-4604-44cd-a494-66c67bbb231f","resolution":{"observed_at":"2026-08-14T14:24:49.163394Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.139015Z","title":"Exploring energy-efficient cache design in emerging mobile platforms,","venue":null,"work_id":"e74ce15d-46da-4329-85f1-9b03c8e00068","year":2017},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.918153Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:2241170ef90ec8195332d4ab07682973f60217d6e2b35abb0a461a1d6acb5e6d","observation_id":"93721d21-0777-431e-9ad1-f965dafc8279","resolution":{"observed_at":"2026-08-14T14:24:49.145404Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.122239Z","title":"The parsec benchmark suite: Characterization and architectural implications,","venue":null,"work_id":"edc47390-e56a-4865-95b1-9cecdbdd1288","year":2008},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.923916Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:8046900845a9f3e1952275c22c3ccc6eebe73533f582d13fb57a6cd09db85f86","observation_id":"f8fa460c-7ed0-4e52-b33a-248450352bf8","resolution":{"observed_at":"2026-08-14T14:24:49.127507Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.104369Z","title":"Full-system analysis and characterization of interactive smartphone applications,","venue":null,"work_id":"743b2bbe-5704-4445-b6fc-80bc5373db4a","year":2011},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.928660Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:25786c3e99226ed84e5f4e3dfa19c9d773093124480b94a58450e9e8082ef5bf","observation_id":"64414e33-ab36-43c5-89a0-0b89822ce06d","resolution":{"observed_at":"2026-08-14T14:24:49.110284Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.084664Z","title":"Yield and reliability improvement techniques for emerging nonvolatile stt-mram,","venue":null,"work_id":"fb05af76-74e5-4849-abc2-a587945f4101","year":2015},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.933490Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:1821be3bfbb22f0349cad2de3c044c9612a773fa387b56059a6ee79b843e6a0e","observation_id":"36137791-d9f4-4254-a710-146ff7d312af","resolution":{"observed_at":"2026-08-14T14:24:49.090943Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.065924Z","title":"Non-volatile processor based on mram for ultra-low-power iot devices,","venue":null,"work_id":"5be33416-3988-444b-97d5-42ebc00e9ef4","year":2017},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.938459Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:96b1120f8c2f5ae813125d1158ea4f10f782e352d273797644682c4b1447c1e1","observation_id":"78a5d13a-641d-412a-9f7a-ef77eeff0663","resolution":{"observed_at":"2026-08-14T14:24:49.071275Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.046825Z","title":"The gem5 simulator,","venue":null,"work_id":"f9ba0613-95a9-4c82-9ed6-988abe16c90e","year":2012},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.943206Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:ca52ee3684bd8478f31a5c6b3ddc92a561137ac18bca339389a697100d40ebbd","observation_id":"f3ffc3b2-15c4-42fb-9d5f-1da26234120a","resolution":{"observed_at":"2026-08-14T14:24:49.052644Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.028672Z","title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile mem- ory,","venue":null,"work_id":"489a7bb6-f246-4e9c-943d-0c88219b0243","year":2012},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.948339Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:c7b7ef74dc02d8450ec06fdcdb2595e27fb8963685bdacab44a8f9fb0a9ae499","observation_id":"1b812e56-72b7-4f9a-a235-2dfa7f843cbc","resolution":{"observed_at":"2026-08-14T14:24:49.033823Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:49.009875Z","title":"Moby: A mobile benchmark suite for architectural simulators,","venue":null,"work_id":"537167fd-0c9f-4fdd-ada6-d1fd89dfffde","year":2014},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.953530Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:d562fe94d261fc7235d819c903c801f68a4e5710e6e9744af2d07b1f7ffbd57c","observation_id":"eabb4aa3-5446-40c0-ac04-296682b02fc2","resolution":{"observed_at":"2026-08-14T14:24:49.016014Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T14:24:48.989998Z","title":"Halls: An energy-efficient highly adaptable last level stt-ram cache for multicore systems,","venue":null,"work_id":"25152c70-911c-453e-a4bc-11bdae463375","year":2019},"citing_paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T14:24:48.958449Z"},"links":{"citing_paper":"/paper/1908.04744"},"observation_digest":"sha256:5c8d8ba1c7720442f7463bbfadbff69b4025675efb7cf574aa2db262420fc016","observation_id":"ee5f5e91-2a36-478c-9110-1fa7521fb7b9","resolution":{"observed_at":"2026-08-14T14:24:48.997183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.04744","last_updated":"2019-08-08T20:19:24Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-16T10:27:43.343456Z","submitted_at":"2019-08-08T20:19:24Z","title":"Energy and Performance Analysis of STTRAM Caches for Mobile Applications"},"reference_resolution":{"displayed":26,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":26},"total_outbound_references":26},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 26 of 26 outbound references and 0 inbound Pith citation observations for arXiv:1908.04744."}