{"as_of":"2026-08-16T06:24:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c81c0e3b74724e69e9753ecaa591b29da35cfffb803b150104eb5e18c5de19fd","coverage":[{"denominator":84,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":84,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T12:52:56.308936Z","state":"measured"},{"denominator":84,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":84,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.06362/citation-record","integrity":"/paper/1908.06362/integrity","json":"/paper/1908.06362/citation-record.json","paper":"/paper/1908.06362"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:55.872498Z","title":"The design space of data-parallel memory systems","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.872498Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:c0af6c97ab1a3e4c19577e10591bb2b4e26369937473d053e8c202c68c9567e2","observation_id":"3ad3ca01-9965-4fed-ab5a-79f8a7898009","resolution":{"observed_at":"2026-08-14T12:52:55.872498Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:55.877762Z","title":"A scalable processing-in-memory accelerator for parallel graph processing","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.877762Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:60201bc18ffdd04ef40379b6e964e290afaa9391c9d0f3a012ca955eaaddddd3","observation_id":"b2b47439-a0d8-480c-93e2-13133bd74ad5","resolution":{"observed_at":"2026-08-14T12:52:55.877762Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:55.882575Z","title":"Pim-enabled instructions: a low-overhead, locality-aware processing- in-memory architecture","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.882575Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:94f348822e5f9eeb50a1194608a70033f79e0886e37929bf21065412c5783864","observation_id":"1353e3a1-5199-4e61-9824-c005807ed647","resolution":{"observed_at":"2026-08-14T12:52:55.882575Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:55.888139Z","title":null,"venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.888139Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:40ed1c7de72b5117f783f07b7ae7b9965e34a557481ea633e3e20cfa4064865b","observation_id":"0f7f1877-51a5-4559-b4ba-6d73adbb4ddc","resolution":{"observed_at":"2026-08-14T12:52:55.888139Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.679011Z","title":"Hamlet architecture for parallel data reorganization in memory","venue":null,"work_id":"1d1453d8-74a8-41d7-b0c3-baf7d1345c82","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.893487Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:d4e49109161a71b29028b8a9d6ed648c7bba9b80262ea5186c2c0daca8cc740f","observation_id":"0c4ed7e0-fa74-4b4c-acbc-a9efa22dd28e","resolution":{"observed_at":"2026-08-14T12:52:57.684438Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.662996Z","title":"Netdimm: Low-latency near- memory network interface architecture","venue":null,"work_id":"7b03d949-5063-4164-8ce3-d2b61d431787","year":2019},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.898976Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:e8bb977555a43cf1f132fa00ab89d2878af11faf70c848961948055ebd385905","observation_id":"c5782ebc-8c6d-4103-971f-c2014d93e1cb","resolution":{"observed_at":"2026-08-14T12:52:57.668212Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.645965Z","title":"Application-transparent near-memory processing architecture with memory channel network,","venue":null,"work_id":"544194fe-5bd0-4d5d-896f-25859418bb31","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.904759Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:0d570445fe6d437286a298f8ba75765d5522c872f5fc3c0d6c1c12386c91bcdd","observation_id":"eb783b54-c427-48ae-83de-aa85874e785b","resolution":{"observed_at":"2026-08-14T12:52:57.651633Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.628813Z","title":"Chameleon: Versatile and practical near-dram accel- eration architecture for large memory systems","venue":null,"work_id":"fb320989-c66c-4ae9-a352-4432dbddd3e9","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.909656Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:2b6c8fc43cf128ee5d661ef3e5527af49ada8b98dd2a961b0248b764ef37b149","observation_id":"136c3db1-cf5a-4a5f-94f4-795e6cd78d53","resolution":{"observed_at":"2026-08-14T12:52:57.634340Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.611750Z","title":"A neural probabilistic language model","venue":null,"work_id":"726a725b-6714-444c-bd5b-a94454afca23","year":2003},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.914631Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:c7a7a9c48055d628f49ab13ec69551e834f9e67658f5604e685dc83ec9b1249d","observation_id":"70c777ba-7146-4703-a197-ff9bc2782187","resolution":{"observed_at":"2026-08-14T12:52:57.618141Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.596115Z","title":"The gem5 simulator","venue":null,"work_id":"03c22e35-1b2d-4f6d-b70f-702de75bfad2","year":2011},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.919808Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:07712eba684f341bbcc064ce9dcfa06478b0c9c011623135a1a23d46680349ae","observation_id":"d2ccc7bd-d4b2-4c72-b03c-c0c1f9ebbbae","resolution":{"observed_at":"2026-08-14T12:52:57.600598Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.580275Z","title":"Google workloads for consumer devices: Mitigating data movement bottlenecks","venue":null,"work_id":"55af380b-bd29-4e13-a609-364205ce3d89","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.924804Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:5e5bd525a4bb14f439b4f4abe5186df0127f2c18e65dbb007da4620e539a79a0","observation_id":"20a63383-f6d4-4658-94f1-f1c8d163bc58","resolution":{"observed_at":"2026-08-14T12:52:57.585508Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.564302Z","title":"Malladi, Hongzhong Zheng, and Onur Mutlu","venue":null,"work_id":"e4a51324-b2e9-4e34-b50f-6ad2111570c0","year":2019},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.929865Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:f53400a923e794290bb8613a5e09ddb5b7668b45588158c4a559c38ce7d78808","observation_id":"29a45e94-37d1-4214-92f1-b7d9d6a723a4","resolution":{"observed_at":"2026-08-14T12:52:57.569527Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.548391Z","title":"Lazypim: An efficient cache coherence mechanism for processing-in-memory","venue":null,"work_id":"bb2b4366-1880-4a7b-aa5c-dbb83e02cd7e","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.934730Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:bd4135458d28d7e13fb50fc9f51a8fc0ea442b38231f4f124f04184c6da76e58","observation_id":"f1618787-9544-4f98-8f99-72a8c0e2598b","resolution":{"observed_at":"2026-08-14T12:52:57.553689Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.532411Z","title":"Regan: A pipelined reram-based accelerator for generative adversarial networks","venue":null,"work_id":"f62160e0-ed2a-429e-b38a-ce41dfaf4485","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.940111Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:2db52da5f494d15dabda33407884620aa48c121b82c8c9dd1ef3722561ccb37e","observation_id":"50ccb6bf-0b94-4107-ae3b-2938982d159e","resolution":{"observed_at":"2026-08-14T12:52:57.537707Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.515036Z","title":"Cacti-3dd: Architecture-level modeling for 3d die-stacked dram main memory","venue":null,"work_id":"bda5415a-1dc3-46c4-b9f3-f82a3788ab69","year":2012},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.945180Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8b95a3a857f7a480c6b52b5d7b33bbc424baeb2af793356439f786a2b61492fb","observation_id":"31ffd2c8-c5c6-4e26-a4b3-3d4e78706c30","resolution":{"observed_at":"2026-08-14T12:52:57.520783Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.493206Z","title":"Prime: A novel processing-in-memory architecture for neural network computation in reram-based main mem- ory","venue":null,"work_id":"7776e4a3-db16-4d16-ba97-084ccea0e563","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.950454Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:e375bc7e5d3dc2d89d807f1d48d27a0556491ec9535792aa672d701f4a1dd08a","observation_id":"39d891f2-eb02-42d4-b5d5-1ca0b6e21904","resolution":{"observed_at":"2026-08-14T12:52:57.499232Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.476395Z","title":"Next big thing: Ddr4 3ds","venue":null,"work_id":"41725955-41a0-477b-ac08-cb1e556f126a","year":null},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.955875Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:a7225109cdfc0b3332bc6cbc90e8953811c770e0d72ad42b97573e670ed50b34","observation_id":"dffe8c6c-859c-475b-bc50-230d4ba781bf","resolution":{"observed_at":"2026-08-14T12:52:57.481789Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.460769Z","title":"Openmp: An industry-standard api for shared-memory programming","venue":null,"work_id":"8f8e6895-1baa-4acb-a67d-9fef7322ad26","year":1998},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.961154Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:391e8b291fcd51432889ea63aeda9f2ef372aa0b1232edc24e22247794da3da7","observation_id":"0da3cc52-f8fb-4e13-b6c9-a156d33a700e","resolution":{"observed_at":"2026-08-14T12:52:57.465830Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.444321Z","title":"Large scale distributed deep networks","venue":null,"work_id":"9721ce40-d618-4236-a752-de7599e30d2c","year":2012},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.965945Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:bf0a3d10594ce394752d03fdd1ba2b604a52c82c00fe13bf2e8ceec1b1392695","observation_id":"642f0d1f-f51a-4cf4-bcf5-14d77f0bb478","resolution":{"observed_at":"2026-08-14T12:52:57.449681Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.427084Z","title":"A white paper on the benefits of chipkill-correct ecc for pc server main memory","venue":null,"work_id":"f662be1b-bceb-4caf-bc45-d50068a8cdb6","year":1997},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.971014Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:da3333df642b805260f91be7ee046a0c529a327dfc91735dde6f20e5036fa098","observation_id":"5effc731-88de-4e92-b3d8-848ee540559c","resolution":{"observed_at":"2026-08-14T12:52:57.433363Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.411650Z","title":"The true processing in memory accelerator","venue":null,"work_id":"e0601b54-1800-4564-a0d7-faa0130fb9d7","year":2019},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.975814Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:3aadff8d82270e8ac89fd9d17bf98ed6ca997d79af1e59d1dd4e878e68b9730a","observation_id":"16a55d8d-a019-41f2-b2f4-341b5d5488e1","resolution":{"observed_at":"2026-08-14T12:52:57.416330Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.395938Z","title":"The mondrian data engine","venue":null,"work_id":"66db7d00-fa79-433d-9ee2-356252b9a803","year":null},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.980744Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:087ef637aeeb99cc1516814f0e36280ef96495ffa0b4ff4a7a9161f46071978f","observation_id":"23d6cce5-5b9b-4bbf-9840-0454c3e44dec","resolution":{"observed_at":"2026-08-14T12:52:57.400555Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.380703Z","title":"Nda: Near-dram acceleration architecture leveraging commodity dram devices and standard memory modules","venue":null,"work_id":"309d4cc7-0d09-4d53-952e-b31c6a7e0c4d","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.985555Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8fbaf5ad492e169dbfef2ec8a19b38fee79c7bc5dffbc97ec56b5b7379c2ce78","observation_id":"355e68d7-77fe-408d-84fc-7bfd130f1420","resolution":{"observed_at":"2026-08-14T12:52:57.385301Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.364811Z","title":"Practical near-data processing for in-memory analytics frameworks","venue":null,"work_id":"b7e62a9d-596a-4603-a0fc-dfe407f25e3f","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.990293Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8227e2f66b7427ad10b5131c80b27fc373228d4c83098793f6f5f941b9572a5b","observation_id":"876a6460-37b6-4f2a-9647-2272bef738b7","resolution":{"observed_at":"2026-08-14T12:52:57.369831Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.348944Z","title":"Tetris: Scalable and efficient neural network acceleration with 3d memory","venue":null,"work_id":"d48ba3f8-725e-4773-8c3c-595f8fadadc2","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:55.995175Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:db956c36f068069de74c65c145ca9761f35d942f02a833a37ff8133720d13b09","observation_id":"bab53bb3-8406-4d8a-8fcf-f58b079e6b7d","resolution":{"observed_at":"2026-08-14T12:52:57.353951Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.332486Z","title":"Processing in memory: The terasys massively parallel pim array","venue":null,"work_id":"ff399abe-ad07-4572-99f0-6fba7e603ba5","year":1995},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.000138Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:71f56a9c731d98ae0d16447760275426b4240c5273009ac8fee815f4bd31add8","observation_id":"1a995aac-bc24-4bd4-ab14-7d3f3db18c82","resolution":{"observed_at":"2026-08-14T12:52:57.337859Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.315237Z","title":"Understanding the Linux virtual memory manager","venue":null,"work_id":"ec390c37-b4cb-480c-80d7-3322084b88e4","year":2004},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.006522Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:b459e48c2cbf7de2d830409bcde784f57dccb520640aaff2bca94a4184f70ce2","observation_id":"6da837f1-6d31-46a0-acc4-4c54dc3bce6b","resolution":{"observed_at":"2026-08-14T12:52:57.320452Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.298573Z","title":"3d- stacked memory-side acceleration: Accelerator and system design","venue":null,"work_id":"a38e99ec-119b-4c6c-9bf1-2a9eb951de7f","year":2014},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.011792Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:6f538ab495144442bf5d55226d398cff1e2bbbf092d410d5d35abc571bc6ac9b","observation_id":"ca09019c-9715-4cfb-b520-8d2fdf54b9ae","resolution":{"observed_at":"2026-08-14T12:52:57.304039Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.282109Z","title":"Performance implications of nocs on 3d-stacked memories: Insights from the hybrid memory cube","venue":null,"work_id":"3193682b-7c0c-42ee-90a8-3ddc87775bb7","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.016950Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:bbd4a379e0f5390542e05277db2773697ea4e44a744b293a0e956c3eee464e0e","observation_id":"9cc98d91-4f4c-43ef-8d1a-3cd5c14edfc0","resolution":{"observed_at":"2026-08-14T12:52:57.287540Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.265146Z","title":"Simpoint 3.0: Faster and more flexible program phase analysis","venue":null,"work_id":"d4dab166-ac1e-4d64-bef7-4a6d913002c0","year":2005},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.022098Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8c634d3f993b8a233fc16ef37590256a4fac0cea5303ffa45d8e16531d70f87e","observation_id":"b127ceb8-b525-4885-8713-bd295ee62ebf","resolution":{"observed_at":"2026-08-14T12:52:57.270549Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.246392Z","title":"Spec cpu2006 benchmark descriptions","venue":null,"work_id":"14924664-1fca-4f84-b7a4-5e116f11a3a5","year":2006},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.026905Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:f33788f4eabd4d44062151e3a3ba484c0374d08912b794329b09e9a7a4ded6ab","observation_id":"3114edb1-e751-4942-b046-06bcae857c27","resolution":{"observed_at":"2026-08-14T12:52:57.252676Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.228300Z","title":"Accelerating linked-list traversal through near-data processing","venue":null,"work_id":"dff34a5b-13ec-4871-a796-d422bbb27018","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.032111Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:10c8c77c521974cab0b1fa00bf666322300065899c58fe7ce548c0aef0369860","observation_id":"084a18dc-60fb-45c9-b1f9-96023365d6ed","resolution":{"observed_at":"2026-08-14T12:52:57.233598Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.211660Z","title":"Hsieh, E","venue":null,"work_id":"372c638b-1ac1-4de1-8eb5-fa0b6728fe23","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.037057Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:4fc78c51be485bc1ed343d0f4072046ee58b3b90a8b3e9462d22fe55d3a009ce","observation_id":"4be33fa4-7dd9-43cf-a467-14ed6034c6a0","resolution":{"observed_at":"2026-08-14T12:52:57.216326Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.193945Z","title":"Accelerating pointer chasing in 3d-stacked memory: Challenges, mechanisms, evaluation","venue":null,"work_id":"3a6daa89-28fe-4f3e-8f30-8dd6b4a81df1","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.042066Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:7e93f2cfb152326d81df86eeb10fc880f5fd252c2583657861b511fbf6f15b9a","observation_id":"b0684538-8db2-4a3d-81c0-2cbd1daeca6d","resolution":{"observed_at":"2026-08-14T12:52:57.199660Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.175141Z","title":"Eigen: C++ template library for linear algebra, 2013","venue":null,"work_id":"20a01a7f-a0c1-4398-957a-1cd845537606","year":2013},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.046918Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:743d15a0457ec379e97583ec8609db01ad991423bcd29277b716588e2f4c26d3","observation_id":"4e3f5554-2427-4adc-a8a3-f7080bf4104f","resolution":{"observed_at":"2026-08-14T12:52:57.181721Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.158284Z","title":"Balancing dram locality and parallelism in shared memory cmp systems","venue":null,"work_id":"204051e5-cc1c-4e08-8d83-8fd50062774e","year":2012},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.052129Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:85dc6681e1729d28a94ca20f79a1cc3cd21c19a01789bd11b9437369b83a4a39","observation_id":"eddc8a2a-3375-4ae2-8f21-41c181e66547","resolution":{"observed_at":"2026-08-14T12:52:57.163903Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.057173Z","title":"Accelerating stochastic gradient descent using predictive variance reduction","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.057173Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:1fe6e5197da931f688ff56ac733aa3212ef23908fdb9f62d64c484fbce99000b","observation_id":"7f8d5fde-0612-4007-85b4-0475cd48fa01","resolution":{"observed_at":"2026-08-14T12:52:56.057173Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.130256Z","title":"Cacti-io: Cacti with off-chip power-area-timing models","venue":null,"work_id":"89787b92-daf8-4b82-88e8-6058f11b723a","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.062528Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:707c333e2fa670994e4f1b2682d0214142dd280cf6a3d6073aacc42a141593c4","observation_id":"fd526867-6afd-4a6b-8011-ae745cb1629d","resolution":{"observed_at":"2026-08-14T12:52:57.135367Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.114079Z","title":"Flexram: Toward an advanced intelligent memory system","venue":null,"work_id":"e92c393a-fc60-41eb-b5e3-c890046b6169","year":1999},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.068195Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:496f01d8504e3b71fb163e6d50bc8ddc400573cf0c28a02033c337f1eebbbca0","observation_id":"3b67a048-652a-462a-a9c9-105fd0ba2a64","resolution":{"observed_at":"2026-08-14T12:52:57.119041Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.098357Z","title":"Neurocube: A programmable digital neuromor- phic architecture with high-density 3d memory","venue":null,"work_id":"aae1f72b-89cb-4016-92d5-12da3677ecfd","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.073277Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:aff5a7afca97c15685eeacee000f5b1194adfbac9af2cd65b14af9d83edfb381","observation_id":"27cf9c1d-c525-4c6b-9e21-775e02354cb7","resolution":{"observed_at":"2026-08-14T12:52:57.103225Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.081166Z","title":"Toward standardized near-data processing with unrestricted data place- ment for gpus","venue":null,"work_id":"1ec4b85a-4771-4c40-aa14-02e9c810f13e","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.078308Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:2a6bde8490d78e97c5f514b86b4bd11c10a53c39d09dc82db47ef6c25a5231d4","observation_id":"6d2a918b-1019-4608-bc5b-3c92ff615d73","resolution":{"observed_at":"2026-08-14T12:52:57.087162Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.064439Z","title":"Ramulator: A fast and extensible dram simulator","venue":null,"work_id":"6d6fc5d9-a3a9-4acb-9921-0515711687e6","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.083762Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:60008c5a9e47bfaf76814ceaecf3a044740bcd6d29363130ac38451db783e173","observation_id":"f57f194d-d65f-43af-b4e5-870cffca63f2","resolution":{"observed_at":"2026-08-14T12:52:57.069656Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.048326Z","title":"Execube-a new architecture for scaleable mpps","venue":null,"work_id":"be7e4e3a-1ddf-4759-8824-0e8a5e09ba64","year":1994},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.088831Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:c3646041acb20d8c6f3db8aee0b63ddbc5a2d38bd45e69212ad14840d776ecb2","observation_id":"a19ec5e7-1d31-42ec-b61f-9bd2c497bb4d","resolution":{"observed_at":"2026-08-14T12:52:57.053327Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.032185Z","title":"Processing in memory: Chips to petaflops","venue":null,"work_id":"f2e75c3d-8439-4314-a27c-ba03d2a6eb23","year":1997},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.093899Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:891ca87d9714b262b9aa7cbcfef70e6633f1f86ce2cee6356d446e69774f48ff","observation_id":"be3c69b0-9c2b-4c8e-8eeb-f6160b83708d","resolution":{"observed_at":"2026-08-14T12:52:57.037405Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:57.013637Z","title":"Tensordimm: A practical near-memory processing architecture for embeddings and ten- sor operations in deep learning","venue":null,"work_id":"e7c38b4e-c638-4bae-bbbb-bfcf93562ce7","year":null},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.098886Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:140237a6b39438b162f2f41136fc3a90bfaff98108e44b4c3173b19e6c93e316","observation_id":"be03fbb5-8f33-4355-8be3-ae91f0e6a6a1","resolution":{"observed_at":"2026-08-14T12:52:57.020408Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.997803Z","title":"Coordinated and efficient huge page management with ingens","venue":null,"work_id":"1f735024-aa2b-4f0b-8b54-7ae550d2f6ba","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.104242Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:251425a2e5af7cf076559bb3cf7b1473e56f1267eb09bfa919340b705aef39d5","observation_id":"cfc0587d-5733-4d65-aad9-bee11139233a","resolution":{"observed_at":"2026-08-14T12:52:57.002884Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"0911.0491","last_updated":"2009-11-03T05:25:51Z","snapshot_observed_at":"2026-08-15T05:34:53.254382Z","submitted_at":"2009-11-03T05:25:51Z","title":"Slow Learners are Fast","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"0911.0491","snapshot_observed_at":"2026-08-14T12:52:56.109485Z","title":"Slow learners are fast","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.109485Z"},"links":{"cited_paper":"/paper/0911.0491","citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:68efbbdf2db6183f7b9457c34aa00e68d4564875cbc07154e631a2b0e2a75fab","observation_id":"6eef14e9-ecbb-43d4-809a-29d601d578fb","resolution":{"observed_at":"2026-08-14T12:52:56.109485Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.981914Z","title":"Bssync: Processing near memory for machine learning workloads with bounded staleness consistency models","venue":null,"work_id":"68daf7b1-1740-4226-b730-9b6abe2bec68","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.115205Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:3cf1f90ae61972fe453aca70be1dc5052a0b32b68dcd617ee3241f43a3e558e5","observation_id":"adb30d12-78be-4fd9-a499-67f314379ddf","resolution":{"observed_at":"2026-08-14T12:52:56.986909Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.964983Z","title":"Drisa: A dram-based reconfigurable in-situ accelerator","venue":null,"work_id":"e434e129-5060-4756-b1a4-55be48416272","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.120853Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8cc33bee75a9b22e492043c8d513dfb7194eb8783696ace1465fd40aced53932","observation_id":"4574aa69-97d3-4b8f-8fb3-88dba4b5cb6a","resolution":{"observed_at":"2026-08-14T12:52:56.970372Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.947783Z","title":"Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories","venue":null,"work_id":"a542aa82-3865-4cbf-8228-546783373b4b","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.127227Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:1e11cac2fd21f3a000facc3143144f1ea29cd7bef5835de5c28ae3c2ca9ce815","observation_id":"301b8d35-3f5f-40d2-8db2-d6c02d5cea97","resolution":{"observed_at":"2026-08-14T12:52:56.953130Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.930052Z","title":"Processing-in-memory for energy-efficient neural network train- ing: A heterogeneous approach","venue":null,"work_id":"9c0ba178-05fc-4f69-92d2-c9fdf84824b8","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.132904Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:a1c2e43fd2c34ccd435c9c63e50eef1fcffbcc8e72e0304912e95ce38617d6cd","observation_id":"2ad3f3b8-f224-4d9a-a082-a56a8cb4f697","resolution":{"observed_at":"2026-08-14T12:52:56.935658Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.912212Z","title":"A software memory partition approach for eliminating bank-level interference in multicore systems","venue":null,"work_id":"153a32b3-c676-41c6-a443-22806b17cf4c","year":2012},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.139160Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8238aa645da2e84b1d24a65ac9ec1616adeda0955fbfb41b5665fc9daf46ec02","observation_id":"ea449747-9fe0-4bc5-a22f-180fdc552817","resolution":{"observed_at":"2026-08-14T12:52:56.917567Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.897037Z","title":"Get out of the valley: power- efficient address mapping for gpus","venue":null,"work_id":"f306c139-9499-47e7-9ca1-786a41c8d82a","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.144801Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:765715f225d2d172ea47c6ab28097be1b84c11d8b03b499409e7f9e7dd69f29b","observation_id":"3e4efb6d-e3b4-471b-8d9d-6407d6e911d3","resolution":{"observed_at":"2026-08-14T12:52:56.901718Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.879718Z","title":"Concurrent data structures for near-memory computing","venue":null,"work_id":"10c6a028-b0af-4af4-8369-e8ca8f32beb1","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.149718Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:15b64dd52aa556fc5d1b331b76ff211538b69b07012f6a923e7dadcabfaf2ecf","observation_id":"f3fcc78e-924d-4770-8f72-2d7dc2111d4e","resolution":{"observed_at":"2026-08-14T12:52:56.885327Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.862942Z","title":"Reram-based processing-in-memory architecture for recurrent neural network accel- eration","venue":null,"work_id":"072866fe-77dc-4901-901a-64cc9f6ae833","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.155544Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:e65a1733e047426e5b5525f8fc36eb8e4d2a17f8543ec88c8c723916f1600fb4","observation_id":"9383d3dc-f484-4564-990d-bde119181829","resolution":{"observed_at":"2026-08-14T12:52:56.868233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.847168Z","title":"The ibm z13 memory subsystem for big data","venue":null,"work_id":"86a2bceb-7eca-407d-a5db-2d956badba7a","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.160808Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:45b97e64bfadf3bfb229c8c02da3dde587e2959038ad3a863c612cb0d44412b4","observation_id":"0d814afc-94cd-4015-8d27-8dc8c9e10d12","resolution":{"observed_at":"2026-08-14T12:52:56.851909Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.831252Z","title":"Software- hardware cooperative dram bank partitioning for chip multiprocessors","venue":null,"work_id":"f0f63e3e-e1af-4a42-90bc-ee5e886bcb1f","year":2010},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.165260Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8078ccc2d839e826a812268cae11f7b55fedf42c1769ef02e00b435803856c5a","observation_id":"33141f96-5342-4d1d-a497-175464bb01dd","resolution":{"observed_at":"2026-08-14T12:52:56.836389Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.815143Z","title":"Cacti 6.0: A tool to model large caches","venue":null,"work_id":"7da8458b-3277-461d-a620-3d3822cab38e","year":2009},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.169676Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:cde82f21b8fe70eabb40dc4beaaaa5ba62568836a315f8d3082fc5893450c3cb","observation_id":"f0e61254-7c19-47fd-b385-24577dab6c00","resolution":{"observed_at":"2026-08-14T12:52:56.819726Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.799215Z","title":"Graphpim: Enabling instruction-level pim offloading in graph computing frameworks","venue":null,"work_id":"666b307f-acfb-4397-8b39-5db72f9e4595","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.174239Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:d2dc3be8b70582a5e0fdf4ee0fe527473c3638d03dc24783a3dbb1ba5275a876","observation_id":"a8d77c3a-f938-4083-b68c-955a762d8bdc","resolution":{"observed_at":"2026-08-14T12:52:56.804467Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.782724Z","title":"Active memory cube: A processing-in- memory architecture for exascale systems","venue":null,"work_id":"165b00a8-3e6e-437d-9a06-f4ae916c37ac","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.178883Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:74beec606269d9e2089938acc55ebce43f9e1674dcd48800df919ea8d5b1b6b3","observation_id":"89ac4a00-81d9-4b0d-abba-ed27ae28f5ec","resolution":{"observed_at":"2026-08-14T12:52:56.787857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.766476Z","title":"Active pages: A computation model for intelligent memory","venue":null,"work_id":"ea930692-792a-4f93-b635-527370b5853a","year":1998},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.183238Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:4db644bed62e9679b35248e7aad1bef3be6cbc58a266ca263762c57c3db0b8ee","observation_id":"12570be4-3b36-4d9e-93f1-092ef6da0da4","resolution":{"observed_at":"2026-08-14T12:52:56.771885Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.749208Z","title":"Wait of a decade: Did spec cpu 2017 broaden the performance horizon? In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pages 271–282","venue":null,"work_id":"fd62d269-6dbd-4611-9697-bd567d08868a","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.188263Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:a57ba3995d5d714c92f292c1b2ec014c04a73c41cc37192f05043d879b249805","observation_id":"eceda4a4-35ce-4d9d-b10c-1ab32f5b0c16","resolution":{"observed_at":"2026-08-14T12:52:56.754917Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.732124Z","title":"A case for intelligent ram","venue":null,"work_id":"d8d3a2dc-b032-4934-a4eb-adc6990fb3e5","year":1997},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.192979Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:39921c29b2f310b2e5dfbaf26469bb8eb25d620d56aeb0875aa9236a1107e3b0","observation_id":"098f6465-6599-4aff-9d5c-04ec7c1ca138","resolution":{"observed_at":"2026-08-14T12:52:56.737453Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.715620Z","title":"Scheduling techniques for gpu architectures with processing-in-memory capabilities","venue":null,"work_id":"0c8b5eca-2483-46be-9593-ec03d035d01b","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.197705Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:0e9bc56215a00726790aa45ca9cb49099816d3f52a6dccd740fb60c128461d54","observation_id":"08a256d7-1bad-44c7-adb3-0ed1debc416c","resolution":{"observed_at":"2026-08-14T12:52:56.721102Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.700420Z","title":"Hybrid memory cube (hmc)","venue":null,"work_id":"2900d184-62e3-4674-bb5b-7cc59c621bd3","year":2011},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.202569Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:e71a7657d4bcc4e51e90ca5668c658cd46e1075162c99ab43ae626b3ed33a849","observation_id":"60bfd17e-b716-4027-9a19-215911bff7d7","resolution":{"observed_at":"2026-08-14T12:52:56.705160Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1511.08756","last_updated":"2016-06-28T13:18:23Z","snapshot_observed_at":"2026-08-14T22:21:02.096254Z","submitted_at":"2015-11-27T17:45:57Z","title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","version":4},"cited_work":{"arxiv_id":"1511.08756","doi":null,"metadata_source":"pith","pith_arxiv_id":"1511.08756","snapshot_observed_at":"2026-08-14T12:52:56.353306Z","title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","venue":"cs.CR","work_id":"0fa3ea50-18ff-4222-af1a-701a27e938f4","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.207314Z"},"links":{"cited_paper":"/paper/1511.08756","citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:5b9bf464a378a2c3d4229248815de7eeda894e11f99fe4c67c140489869e8bdc","observation_id":"cc408962-97f5-422b-b7f0-8761ca33e38a","resolution":{"observed_at":"2026-08-14T12:52:56.361143Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.683693Z","title":"Drama: Exploiting dram addressing for cross-cpu attacks","venue":null,"work_id":"0f6578cb-f434-4fa0-87e9-f9e490b4c3e3","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.212735Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:74a52f210677469411589f5c0497db0c5716993b33a437b9d48cff96f3a174ab","observation_id":"3cf5470c-9ecb-47fb-b3e2-e8ec1cff40d1","resolution":{"observed_at":"2026-08-14T12:52:56.689723Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.667463Z","title":"Nu-minebench 2.0","venue":null,"work_id":"e45122dd-9ac2-429b-bc1e-8e29c07dba8b","year":2005},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.218206Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:1faef43c8d6719f5876b1237626ff1a66f9ca60600aeaf8876d77a95d3c9c5c8","observation_id":"c6886a66-9ba0-4407-81e7-10feffe33cd6","resolution":{"observed_at":"2026-08-14T12:52:56.672474Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.651501Z","title":"Hog- wild: A lock-free approach to parallelizing stochastic gradient descent","venue":null,"work_id":"f90780e6-165b-4f1e-9300-7fe97eb4c0dc","year":2011},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.223083Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:7412443cfb00b8d06fb6d612ac1d26a85dd1470df668e50be696e81063e2b386","observation_id":"a0286ab4-26c9-4e66-ada9-a724be4fc7fd","resolution":{"observed_at":"2026-08-14T12:52:56.656278Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.635510Z","title":"Dally, Ujval J","venue":null,"work_id":"848bf957-909c-4173-b4a6-41176e3470ba","year":2000},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.229479Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:6a8ec0dc3b123e79ff358e078b06f61cba96187d58c33e769496d976f64d2c03","observation_id":"ac37e046-6a02-402e-a7eb-8758618d10b3","resolution":{"observed_at":"2026-08-14T12:52:56.640065Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.619473Z","title":"Fast bulk bitwise and and or in dram","venue":null,"work_id":"ed64e4cc-dff2-4683-9129-23e345da84be","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.237098Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:e31945ee38aa140a4ed2b5e4f807672be8d9ea41f20ccc06fca9c60eadfa7476","observation_id":"5833150d-fdd1-4af8-9bc3-7f6a4382ddd9","resolution":{"observed_at":"2026-08-14T12:52:56.624400Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.603184Z","title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology","venue":null,"work_id":"f6764fd0-202c-4286-99cb-ed4e141b21f9","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.242789Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:0bf03d7a48b4400bbbfb7835da481c56b89d0149573a62aef6f9bc444960be8a","observation_id":"0e632a67-6258-4176-b8d5-bcdd4e08057e","resolution":{"observed_at":"2026-08-14T12:52:56.608333Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.587263Z","title":"Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","venue":null,"work_id":"78a5953e-eabe-418f-a28d-05c7fb5c7ea6","year":2016},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.248389Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:1f7dc694dd3d16fa99775273bd603fc096855d95a8ac10cd0a51b4b8e88e03bb","observation_id":"4d241711-c9a4-4e17-9eb1-b9d4f238a0f9","resolution":{"observed_at":"2026-08-14T12:52:56.592340Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.570685Z","title":"Pipelayer: A pipelined reram-based accelerator for deep learning","venue":null,"work_id":"f4ebe138-b8fa-4230-82d6-24c7a6581414","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.253668Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:3794b58864a1f933260d405bf2e3efca127159f2a457edcc0a84339f95338200","observation_id":"a4a60019-1bf7-428d-8fc5-7a65e8a36654","resolution":{"observed_at":"2026-08-14T12:52:56.576009Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.553246Z","title":"Graphr: Accelerating graph processing using reram","venue":null,"work_id":"26e2c984-68b8-4a9c-99a5-074b2567955b","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.259832Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:50a59819f60282f0873e154fa84cdaf491be61c7b3f247d58d81f468e4003769","observation_id":"bf1e0ae2-2665-4bca-8b4d-aa175fa75348","resolution":{"observed_at":"2026-08-14T12:52:56.558576Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.536223Z","title":"High bandwidth memory (hbm) dram","venue":null,"work_id":"a9c80655-1d20-4599-9233-dae84a3e025b","year":2013},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.265455Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:8b24fc9e0fef15aa48fce0457c71e1232f47eaf071431902c25ae466566d1a1d","observation_id":"c9c0d366-d2fd-4125-a46b-c1f87924428f","resolution":{"observed_at":"2026-08-14T12:52:56.541662Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.519402Z","title":"A logic-in-memory computer","venue":null,"work_id":"7b5e571b-52c7-4a49-ac25-20d39b20d28b","year":1970},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.271288Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:d07f9679021c0226074ec5dc2ed4a21fcd9ae16c42401ee2ca7646cf7a3c337b","observation_id":"78018d68-cd26-4174-a1ae-5da1ef1bc012","resolution":{"observed_at":"2026-08-14T12:52:56.524573Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.503053Z","title":"Hunter, and Lizy K","venue":null,"work_id":"9b502132-4d35-490c-a440-a2715e0325af","year":2010},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.277125Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:fcb44f020f8803f61cfc0ef0ad0e1e12ab7e8249e900ae8bf037ea34491d0260","observation_id":"0c96f697-4308-409f-b359-e178881d3215","resolution":{"observed_at":"2026-08-14T12:52:56.508568Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.485210Z","title":"Energy-efficient sql query exploiting rram-based process-in-memory structure","venue":null,"work_id":"f8af94a2-45eb-45ba-abdb-f8aa710c7d1b","year":2017},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.282678Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:30bc5ceb51faf0fd6ed726d6254439b9eb6bb8a3580f436fd26672da1e402cdb","observation_id":"e8c27fbb-7d78-46ef-b012-da12acef01d6","resolution":{"observed_at":"2026-08-14T12:52:56.491166Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.466032Z","title":"Data access optimization in a processing- in-memory system","venue":null,"work_id":"c46ea342-76cd-4d33-9f22-953606fceaf3","year":2015},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.287984Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:a3f8f44bd31e0b4587a22786a6615b1d35f5fab70e0b8601b69b395e501cfef4","observation_id":"288329ed-39e3-4c45-ae2e-7b725b1a9807","resolution":{"observed_at":"2026-08-14T12:52:56.471904Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.449372Z","title":"Palloc: Dram bank-aware memory allocator for performance isolation on multicore platforms","venue":null,"work_id":"ec167a56-b649-40c9-9b09-c0b14308da09","year":2014},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.292939Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:70dad8b84f54fa1f895960aeab2715c0fdff4b6f9039326afab6be68d30ed429","observation_id":"f95c05c8-de54-40c6-8169-552acf1a0e79","resolution":{"observed_at":"2026-08-14T12:52:56.454477Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.430773Z","title":"Top-pim: throughput- oriented programmable processing in memory","venue":null,"work_id":"a6fcd09b-be21-4c30-be18-7a5116e68403","year":2014},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.298280Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:b22a60f8335681a30f0bc73ee8b72bbebdbbde354d48ac411f23b55e94a7c33b","observation_id":"d595367b-f35c-43a9-a0b3-74a14a1441c9","resolution":{"observed_at":"2026-08-14T12:52:56.436238Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.414255Z","title":"Graphp: Reducing communication for pim-based graph processing with efficient data partition","venue":null,"work_id":"6bb2cc69-a898-4fd7-8dbc-62510fc78ec5","year":2018},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.303321Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:a5c6c35ec1a239a92f5200d463ab204db7800333300d8e73977befaf7a9e536f","observation_id":"8d0d9e7d-023c-4b27-b5cb-92ab31716558","resolution":{"observed_at":"2026-08-14T12:52:56.419452Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:52:56.394479Z","title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","venue":null,"work_id":"c6037caa-34be-4758-b02d-98209e5f7f06","year":2000},"citing_paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-14T12:52:56.308936Z"},"links":{"citing_paper":"/paper/1908.06362"},"observation_digest":"sha256:acb75dee64a691ae66eb43e922cc8a83d70bebaec3a07c6a7e2fb90d839476d8","observation_id":"87917496-8546-42cb-b04e-e688bee698ea","resolution":{"observed_at":"2026-08-14T12:52:56.400874Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.06362","last_updated":"2020-11-30T23:27:51Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-15T19:25:47.194744Z","submitted_at":"2019-08-18T01:36:35Z","title":"Near Data Acceleration with Concurrent Host Access"},"reference_resolution":{"displayed":84,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":6,"verified_exact":1,"verified_fuzzy":77},"total_outbound_references":84},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 84 of 84 outbound references and 0 inbound Pith citation observations for arXiv:1908.06362."}