{"as_of":"2026-08-16T16:47:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7cb104c6cf7bb514079a64185ad90e5453774d5b3cf99f0f02614308af65574a","coverage":[{"denominator":10,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":10,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T12:45:40.680600Z","state":"measured"},{"denominator":10,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":10,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.07413/citation-record","integrity":"/paper/1908.07413/integrity","json":"/paper/1908.07413/citation-record.json","paper":"/paper/1908.07413"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.899226Z","title":"Delbruck, B","venue":null,"work_id":"964408d2-6862-4130-b3f4-174531552ffa","year":2010},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.639464Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:8bedca89c9322c63b93073dba23d08e8d1d968adc8c58d1d05735fabe5e3157b","observation_id":"82cdd941-42e2-4e7f-96c9-d1d3300a9385","resolution":{"observed_at":"2026-08-14T12:45:40.903691Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.882633Z","title":null,"venue":null,"work_id":"fc0c4a99-c88c-4c21-9365-c8730939ff46","year":2014},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.643765Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:c9f8d2152f36a9aa5e6cd687558403b07ea71627612f5427249e66c288c8be47","observation_id":"eabbaaec-e97e-4aab-a0a8-b263dd05b9a0","resolution":{"observed_at":"2026-08-14T12:45:40.887966Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.647642Z","title":null,"venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.647642Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:1b99334076edb9e4dad979657646107a1b5df1f605569160ee592680ac202cf3","observation_id":"c4088fd9-c996-4232-803e-92c57b92a585","resolution":{"observed_at":"2026-08-14T12:45:40.647642Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1708.04198","last_updated":"2017-08-16T17:50:21Z","snapshot_observed_at":"2026-08-14T20:41:29.754758Z","submitted_at":"2017-08-14T16:28:02Z","title":"A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)","version":2},"cited_work":{"arxiv_id":"1708.04198","doi":null,"metadata_source":"pith","pith_arxiv_id":"1708.04198","snapshot_observed_at":"2026-08-14T12:45:40.717003Z","title":"A scalable multi-core architecture with heterogeneous memory structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)","venue":"cs.AR","work_id":"310a6d45-71bb-41d9-98f9-267a7c71dc6e","year":2017},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.651646Z"},"links":{"cited_paper":"/paper/1708.04198","citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:0d4fca9fb3c215bf6fc78f39e24c811da4453cd741a2a83b88856ea8027483ae","observation_id":"b81d7912-3504-44c6-b2a8-748e7fb8b464","resolution":{"observed_at":"2026-08-14T12:45:40.724485Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.865828Z","title":"Indiveri, F","venue":null,"work_id":"f22a6a34-0de8-4755-bec3-e115f40bb613","year":2015},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.656822Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:474e540f633bf049829091e331d21fd75cb405721ce9e956135200bbfe7c15d0","observation_id":"20a5b629-f270-4358-b429-0a715a01725b","resolution":{"observed_at":"2026-08-14T12:45:40.871448Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.852654Z","title":null,"venue":null,"work_id":"cdffd0a9-8603-4ea9-8a98-bb0bfae863e3","year":2014},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.661649Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:7135d8c405360eedc82c3ff7d0d49360ea6bebc720e979f3b617cd99edede8bc","observation_id":"42c2dc2f-7c9c-47c1-ae37-43fd73295576","resolution":{"observed_at":"2026-08-14T12:45:40.856740Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.840010Z","title":"Brandli, R","venue":null,"work_id":"b641b457-cf0d-4fb0-8275-1238ba6183bf","year":2014},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.666646Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:3247f9d33bfcc77529b1d02999b2ad920613f3145b5b53b48e21f9956b236beb","observation_id":"7115714d-3ffd-47fd-b29d-94497da6c1bc","resolution":{"observed_at":"2026-08-14T12:45:40.844406Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.827777Z","title":"Zamarre \\ n o-Ramos, R","venue":null,"work_id":"d64abc7d-6654-4797-86fc-53c9ffbc1ef9","year":2013},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.671261Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:66535c1ad5c059488277480fbbbd8bad185268d18bb760d9fbd64c88779d124d","observation_id":"1b9787af-ada5-4107-8790-6bbae1bf8d2c","resolution":{"observed_at":"2026-08-14T12:45:40.832098Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.814945Z","title":"Qiao and G","venue":null,"work_id":"53fc1f30-a8f8-403d-9b05-2d1c1ed89579","year":2016},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.675272Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:2df468e8b3d6778646d87a087d6f237071b2f5fd8415157ff170f4712c44e896","observation_id":"4ef05399-f76c-4afd-a2c2-28a52aaa1751","resolution":{"observed_at":"2026-08-14T12:45:40.818903Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:45:40.799964Z","title":"C Î) :@@wm; c[&>Sc1h df e;r 9LF=̎ 6] 'i@6l6! Sǘ!tNۺ b4KT ǵXK lT/ ^ShЕ? ¡)ղlf* ? f bU' djا5he] lM柮ٳe h& B s ƛZ!A]th !8 u B440 B i !s8CTan/I BAM[B bc^gX ,XFS4","venue":null,"work_id":"9b144f51-e543-4f24-944b-28c6dd01935a","year":1956},"citing_paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems","version":1},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-14T12:45:40.680600Z"},"links":{"citing_paper":"/paper/1908.07413"},"observation_digest":"sha256:e4aad2cf163e2f8348a4c159304e9ee7d6c20fc01c264dd305f1d19acc827f55","observation_id":"17556cb3-0477-42c9-86a4-fb8493abeee6","resolution":{"observed_at":"2026-08-14T12:45:40.805807Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.07413","last_updated":"2019-08-18T22:43:19Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T08:00:10.244672Z","submitted_at":"2019-08-18T22:43:19Z","title":"A bi-directional Address-Event transceiver block for low-latency inter-chip communication in neuromorphic systems"},"reference_resolution":{"displayed":10,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":1,"verified_fuzzy":6},"total_outbound_references":10},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 10 of 10 outbound references and 0 inbound Pith citation observations for arXiv:1908.07413."}