{"as_of":"2026-08-16T17:57:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f937f48f4f7537dbbce4bbf3820d30d96315ab6f07b8b66f9d3267051e5313ae","coverage":[{"denominator":20,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":20,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T12:46:08.994247Z","state":"measured"},{"denominator":20,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":20,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.07874/citation-record","integrity":"/paper/1908.07874/integrity","json":"/paper/1908.07874/citation-record.json","paper":"/paper/1908.07874"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.724936Z","title":"Neuromorphic electronic systems,","venue":null,"work_id":"e488b28d-0a84-4060-a44c-74dcff27df30","year":1990},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.836061Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:da0078dd8d507a5c77ee8808b550430df854465c095fdc48fd6cad79d6ae0157","observation_id":"5d02086f-8465-4e4f-8d87-2e3a3da6a5a1","resolution":{"observed_at":"2026-08-14T12:46:09.733354Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.697288Z","title":"Frontiers in neuromorphic engineering,","venue":null,"work_id":"91b91763-1c9c-4cb2-818a-9d3ab89675b1","year":null},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.850574Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:0c12f5edfe42f80f50b81eaeee02ec414bde70dccd82566edba1a88e85156fb4","observation_id":"07a8d215-f2ef-4236-a304-9a2a57beee80","resolution":{"observed_at":"2026-08-14T12:46:09.705234Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.673071Z","title":"Memory and information processing in neuromorphic systems,","venue":null,"work_id":"0e62aed9-8f37-4444-8a6f-eaa02093ac51","year":2015},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.865819Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:18dbd7a9f93d8bba1c6af63919b87c3f1153a27d1b94128fa37d294da7b4504c","observation_id":"4dbd27b6-6556-4ee2-93e9-0c47d4a83a4a","resolution":{"observed_at":"2026-08-14T12:46:09.680245Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:08.875366Z","title":"Can programming be liberated from the von neumann style?: a functional style and its algebra of programs,","venue":null,"work_id":null,"year":1978},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.875366Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:f59208012edac04b257b3e974796aced3ae2b5510bd53c3e0d73fe8c033c57e0","observation_id":"3290b6db-b0b9-408c-a987-d1ee366d329f","resolution":{"observed_at":"2026-08-14T12:46:08.875366Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.649272Z","title":"Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations,","venue":null,"work_id":"4b78680c-6064-4c32-9069-946ae4404b26","year":2014},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.882771Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:4899f9e371b664c754b1a1b426496806549bfce0e59c9866c35f8efd5a2aa161","observation_id":"4f8cc08e-72e8-469f-b161-905374c624fa","resolution":{"observed_at":"2026-08-14T12:46:09.655233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.629329Z","title":"The SpiNNaker project,","venue":null,"work_id":"1c67fa79-0827-471a-9e20-13ab291f6efa","year":2014},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.890683Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:09db270e8b129c611537e4fcad1e65b079fe2496ed3a3d82406f87e6499d9ec7","observation_id":"46d52e9d-4cd0-44b4-b253-5bb73e28c930","resolution":{"observed_at":"2026-08-14T12:46:09.635598Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.605949Z","title":"A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128k synapses,","venue":null,"work_id":"7af8307d-13cb-4c17-9765-a332d7e2a2dd","year":null},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.897492Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:8a64188a5100aa3d18678ff79cfaec330c1d2ee28397c1149a5b8639319cbfab","observation_id":"d964c8dc-96e3-44d6-b18e-711bdfc7d6d3","resolution":{"observed_at":"2026-08-14T12:46:09.614187Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.583055Z","title":"Hierarchical address event routing for reconfigurable large-scale neuromorphic systems,","venue":null,"work_id":"d8908d99-be39-4f27-a090-22944103948d","year":2016},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.916074Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:18f6cc76fbf35748d51e9dcc8f0b984e97ce05476e089e62fd89ddeba82e217c","observation_id":"e6f2c5ac-aaed-4628-ad59-8146431858d5","resolution":{"observed_at":"2026-08-14T12:46:09.592557Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.563454Z","title":"A million spiking-neuron integrated circuit with a scalable communication network and interface,","venue":null,"work_id":"3a8e7517-bb5e-4063-bab6-5cfdc087de38","year":2014},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.924617Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:3221ba7cde9a59807d71f91b046b257333c328a374e182109a2afd26cf8d709b","observation_id":"d9211771-94d1-43ad-8778-cf1fc3d0d082","resolution":{"observed_at":"2026-08-14T12:46:09.570389Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.541463Z","title":null,"venue":null,"work_id":"86f21f1e-9d07-4932-8267-6e2de0037e51","year":2002},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.932126Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:740ee25cf7806383d0a949a739c1035f40f483a43ef5901a7e82ef9ef6bf8a55","observation_id":"30debbbc-d972-45e8-9055-e3078b93bf08","resolution":{"observed_at":"2026-08-14T12:46:09.548325Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.515291Z","title":"Scaling mixed-signal neuromorphic processors to 28nm fd-soi technologies,","venue":null,"work_id":"94fb67ee-e7a0-4652-b5ee-56af9bff59a0","year":2016},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.941038Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:60160b9fcb52543c220290358fe06505eeb321888a405a159a5fc990e9f010cd","observation_id":"a401dcfb-3f8b-40ee-bd77-a655aaf09b78","resolution":{"observed_at":"2026-08-14T12:46:09.524360Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.481903Z","title":"A neuromorphic event-based neural recording system for smart brain-machine-interfaces,","venue":null,"work_id":"a436497e-cf7e-446e-80ba-ee95a8bfc162","year":2015},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.950275Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:1be7f0ab8ef486f7d9e2ac53355a913ccb54a4ec0e677ef6ef9d230151a589c5","observation_id":"5fab03f9-94d1-42ec-a767-a3dddb97e2b2","resolution":{"observed_at":"2026-08-14T12:46:09.488464Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2016.00563","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.111636Z","title":"A bidirectional brain-machine interface featuring a neuromorphic hardware decoder,","venue":null,"work_id":"981dafa1-5f2c-42f4-88b6-555c03b22486","year":2016},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.957996Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:059b116c149516a7931bc34d00c3b403d25c4626094d2229b7d12bd70bf49159","observation_id":"2fcd898d-7c59-44ca-8a60-c515e3ce4ce4","resolution":{"observed_at":"2026-08-14T12:46:09.132248Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.457912Z","title":"Neuromorphic architectures for spiking deep neural networks,","venue":null,"work_id":"1612dd87-b57b-46be-9c5d-e3d596b26d9a","year":2015},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.965992Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:b16663a0c63921886032cafb5e6ab639b73fc00db5a977446ed5ecef6785dcd3","observation_id":"e6ce62e1-77d9-4da7-80fd-9ee202767c46","resolution":{"observed_at":"2026-08-14T12:46:09.464731Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.432418Z","title":"Obstacle avoidance and target acquisition for robot navigation using a mixed signal analog/digital neuromorphic processing system,","venue":null,"work_id":"5a90e256-2e09-4329-afa8-4900cb5d0f5a","year":2017},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.973673Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:b0331bee850cd8f90754ac5b11b9c0f947fc896aa51790118468dac1f915ff77","observation_id":"7b00c10f-879c-47e0-b5b9-29c4e723cabc","resolution":{"observed_at":"2026-08-14T12:46:09.441567Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.406834Z","title":"Addressable current reference array with 170db dynamic range,","venue":null,"work_id":"ffe67917-ee00-48d6-aa8e-a2359e23ed8f","year":2012},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.981423Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:6e443b99d0cf454829546d5648b88aa7219bbd5fe05d308ed524dc15e390d8b9","observation_id":"7fff7cfc-1b5c-408c-8628-585cd65280d3","resolution":{"observed_at":"2026-08-14T12:46:09.414569Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.384947Z","title":"Synaptic dynamics in analog VLSI,","venue":null,"work_id":"23902892-ae71-4930-bfc4-4e1572be0694","year":2007},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.988128Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:d2142e9208e83226cd16cad979c11a6992de2e3c6f0d57437cd312e80f8ad77f","observation_id":"1c2ba7ff-e10b-414d-aa98-b525730da97f","resolution":{"observed_at":"2026-08-14T12:46:09.392636Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:09.359823Z","title":"Compensation of CMOS op-amps using split-length transistors,","venue":null,"work_id":"f702f246-7210-44db-b77d-8c0af567c34c","year":2008},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.994247Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:1165e8f7406e692d63048699dea58a997f7d10fccbd3ee2fe3331df501651eea","observation_id":"f6f3d355-eea7-47b3-b36d-afc7b37ac2ed","resolution":{"observed_at":"2026-08-14T12:46:09.365831Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2011.00118","last_updated":"2020-10-30T22:03:02Z","snapshot_observed_at":"2026-08-13T21:10:16.029972Z","submitted_at":"2020-10-30T22:03:02Z","title":"Chaos in the quantum Duffing oscillator in the semiclassical regime under parametrized dissipation","version":1},"cited_work":{"arxiv_id":"2011.00118","doi":null,"metadata_source":"pith","pith_arxiv_id":"2011.00118","snapshot_observed_at":"2026-08-14T12:46:09.333304Z","title":"Chaos in the quantum Duffing oscillator in the semiclassical regime under parametrized dissipation","venue":"quant-ph","work_id":"d0a2d4d0-1739-44ce-8ba3-d9dd3e8bd43e","year":2020},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":2011,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.857104Z"},"links":{"cited_paper":"/paper/2011.00118","citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:91bb21e12c3b39950f787d840943fc2b749a067999a1ba4c50c2ff3bba687b01","observation_id":"5296be3e-eb04-46eb-81c6-7cfc292d1bbc","resolution":{"observed_at":"2026-08-14T12:46:09.340727Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T12:46:08.904780Z","title":"Available: http://www.frontiersin.org/neuromorphic_ engineering/10.3389/fnins.2015.00141/abstract","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology","version":1},"reference_index":2015,"source":"pdf_text","source_observed_at":"2026-08-14T12:46:08.904780Z"},"links":{"citing_paper":"/paper/1908.07874"},"observation_digest":"sha256:f6c729ab8eb1140ef4c86c4af4a6eedf2834dd9073e150c89d8a40b93369ba1f","observation_id":"7f3f0c32-5959-41f7-8ff2-8ea8a5c7db70","resolution":{"observed_at":"2026-08-14T12:46:08.904780Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"1908.07874","last_updated":"2019-08-18T23:51:48Z","latest_version":1,"primary_category":"cs.ET","snapshot_observed_at":"2026-08-16T02:24:21.564483Z","submitted_at":"2019-08-18T23:51:48Z","title":"Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm FD-SOI technology"},"reference_resolution":{"displayed":20,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":3,"verified_exact":1,"verified_fuzzy":15},"total_outbound_references":20},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 20 of 20 outbound references and 0 inbound Pith citation observations for arXiv:1908.07874."}