{"as_of":"2026-08-16T13:01:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f8087a6f740b7d4ee3e405930199a827515c2c259eda9bdc804b540b5bfa767b","coverage":[{"denominator":17,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":17,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T13:49:10.622036Z","state":"measured"},{"denominator":17,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":17,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.07942/citation-record","integrity":"/paper/1908.07942/integrity","json":"/paper/1908.07942/citation-record.json","paper":"/paper/1908.07942"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.901449Z","title":null,"venue":null,"work_id":"cac7692b-6144-474c-bbe4-1c3eca6c5718","year":2017},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.555578Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:3bff6b87c724422b506e779d7c118c16d1fd6b43891f448431e671e20adb8b9f","observation_id":"ee1ca8f9-ba06-4d28-ade9-95e8ba9ac29b","resolution":{"observed_at":"2026-08-14T13:49:10.905103Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.560040Z","title":"Ferroelectric FET analog synapse for acceleration of deep neural network training,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.560040Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:9b68abdd04703ab6aa185a26b55955c8f4a2ca69aa950c38e0ed7cc2b629fcf9","observation_id":"70464922-47c1-402e-98e6-e1375d6f26fb","resolution":{"observed_at":"2026-08-14T13:49:10.560040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.890842Z","title":"Acceleration of deep neural network training with resistive cross-point devices: Design considerations,","venue":null,"work_id":"a401c1e1-7433-4a5f-9e57-4dd6428567fe","year":2016},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.563913Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:11473c3420b7ee8b98c1e4a093abbbc0b90ab720cdd5a5121c2aa8d1da3748ea","observation_id":"2abc1688-9f12-4804-af6a-c55c049cc0ac","resolution":{"observed_at":"2026-08-14T13:49:10.894837Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.870199Z","title":"Fully parallel write/read in resistive synaptic array for accelerating on-chip learning,","venue":null,"work_id":"8d61b798-f52a-4a1b-b4f6-34bd95bd85c7","year":2015},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.572157Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:c6128c0856150cc8bc79f7a911e5e2f78242d52f238a710effe9c725a4326f41","observation_id":"244c565b-d370-4ec1-a7f8-eee5ecaa187d","resolution":{"observed_at":"2026-08-14T13:49:10.873999Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.859260Z","title":"Nanoscale memristor device as synapse in neuromorphic systems,","venue":null,"work_id":"7f1f6a9b-9351-4cee-86a2-a2f8131119b6","year":2010},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.576141Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:2c894ef5b4db7a9d2378f334fc0b93a5d7fd1dac97faa48fafc1001f79e791a1","observation_id":"60068324-c40b-4718-9620-6531c495a9f6","resolution":{"observed_at":"2026-08-14T13:49:10.863091Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.848666Z","title":"HfZrOx -based Ferroelectric Synapse Device with 32 levels of Conductance States for Neuromorphic Applications,","venue":null,"work_id":"78d7dc63-0c8a-4ad2-aee5-ab50147490c9","year":2017},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.580266Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:eb3f10f72c41aec8c19dbe86dcef74aecd0251e157d76c0dcef9ac260394eb82","observation_id":"73b26139-2fd8-4a24-b86c-615a48d25ee1","resolution":{"observed_at":"2026-08-14T13:49:10.852449Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.880609Z","title":"Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect,","venue":null,"work_id":"8ea9e615-47bb-4eaf-b9b6-3831fb3389d5","year":2016},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.583944Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:0ff77518d8084cc10d015cd64abdc40431fe436e0a7b7118993326296c09f8d4","observation_id":"354cfe0a-afa7-46c2-95e6-325c3680204a","resolution":{"observed_at":"2026-08-14T13:49:10.884471Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.838029Z","title":"On-chip training of memristor crossbar based multi-layer neural networks,","venue":null,"work_id":"a9f17588-d977-4aa8-a650-63decb85dd96","year":2017},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.587554Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:7b1f4bb06b5705ee47f19952a8ad1e069c45c6adb32b222330b40c0e22083890","observation_id":"7349bcad-4b0e-4d25-aa00-e4d5b1f8d532","resolution":{"observed_at":"2026-08-14T13:49:10.841843Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.827290Z","title":"Prezioso et al,","venue":null,"work_id":"35b473bc-480a-4522-9454-5e5885805c2b","year":2015},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.591561Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:6377abb19438cbbd57377e77e30a5d6b094acceefbc02ce4d379af8b778a70e9","observation_id":"e57f9ded-c17a-4d53-9cde-a4a18fc41b4a","resolution":{"observed_at":"2026-08-14T13:49:10.830813Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.815930Z","title":"Soudry et al.,Memristor-based multilayer neural networks with online gradient descent training, IEEE Trans","venue":null,"work_id":"9029c4cc-c3ad-4abf-b462-5125ccc71c33","year":2015},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.595237Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:2d3dd4b597b2a9ba8be7a93c6476a41c72aae42b02fdff975f83dbb250efb5d6","observation_id":"c7efe3cb-af73-471f-8d4e-a151485eb134","resolution":{"observed_at":"2026-08-14T13:49:10.819959Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.803872Z","title":"Memristor crossbar based hardware realization of BSB recall function,","venue":null,"work_id":"84bcb138-9200-43f5-8df3-3ed78ff868c0","year":2012},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.599355Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:351b6532da63edfb492660eb4948be6f9b199e9828adfd743b10d1072be94b5c","observation_id":"2bf7e0ff-8853-4164-b40f-b8793537efba","resolution":{"observed_at":"2026-08-14T13:49:10.808026Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.792418Z","title":"Training itself: Mixed-signal training acceleration for memristor-based neural network,","venue":null,"work_id":"bc1fce41-a959-4ccc-a9cd-f05a226d4a25","year":2014},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.603364Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:90f7a4117493b72676987aaa78a4f06e5ed650544cd0ffc60d25e96a6e805814","observation_id":"43793662-2dfd-42d9-8a67-82352d87bfe5","resolution":{"observed_at":"2026-08-14T13:49:10.796342Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.781379Z","title":"Principles of Neurodynamics: Perceptrons and the Theory of Brain Mechanisms","venue":null,"work_id":"62e05086-3d2c-434b-9065-5aa9d28bf431","year":1961},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.607365Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:91b678a58b6b2f2f47f70c26ab7aa5f4274854db911dc38c4ae3049c77f2d69f","observation_id":"c64bbb89-fdb9-4d99-bd5c-8dfa1cac62f0","resolution":{"observed_at":"2026-08-14T13:49:10.785261Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.611151Z","title":"Learning representations by back-propagating errors","venue":null,"work_id":null,"year":1986},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.611151Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:c7360e258db719a5bda6e63b805f5f7fb9325fa7b491d4d26877422b04cca7cb","observation_id":"a4ad3683-b757-4696-afe7-c800819d0136","resolution":{"observed_at":"2026-08-14T13:49:10.611151Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1063/1.4902396","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.649002Z","title":"Schenk et al","venue":null,"work_id":"41196209-e78b-41b0-a989-38dc1b8a8941","year":2014},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.614618Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:1531b4a333f67ed6b9f706e1c2c4cfd712c6273d7f129c596f98b808e03eb82a","observation_id":"98b9327b-2c22-44fa-ba0f-402be216d090","resolution":{"observed_at":"2026-08-14T13:49:10.654536Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.770126Z","title":"Efficient BackProp","venue":null,"work_id":"ab1191f0-3a5f-4af3-a241-1398f5895190","year":1996},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.618415Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:d033aac233cbb68b468ee58247c637480524bc2367e9477d584da1f96ddaab5b","observation_id":"7112dd0d-8359-404c-87bd-7ca21fefc985","resolution":{"observed_at":"2026-08-14T13:49:10.773951Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T13:49:10.758051Z","title":"Rectifier nonlinearities improve neural network acoustic models","venue":null,"work_id":"297dbe9f-1970-4e52-b133-21a6539483b6","year":2013},"citing_paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T13:49:10.622036Z"},"links":{"citing_paper":"/paper/1908.07942"},"observation_digest":"sha256:4cf128e64431c2397e2917bcd917574b4eb98b438c007dd415b21bc033793aa9","observation_id":"a15d8110-0c13-4a4b-a059-7412111eea1f","resolution":{"observed_at":"2026-08-14T13:49:10.762750Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.07942","last_updated":"2019-08-12T18:26:06Z","latest_version":1,"primary_category":"cs.ET","snapshot_observed_at":"2026-08-15T23:16:37.009555Z","submitted_at":"2019-08-12T18:26:06Z","title":"Design space exploration of Ferroelectric FET based Processing-in-Memory DNN Accelerator"},"reference_resolution":{"displayed":17,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":1,"verified_fuzzy":13},"total_outbound_references":17},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 17 of 17 outbound references and 0 inbound Pith citation observations for arXiv:1908.07942."}