{"as_of":"2026-08-16T20:43:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:66861079fef13be52b5b67c7903542bea25a4192110d746826f3e31f0ea90fcc","coverage":[{"denominator":79,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":79,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T11:56:50.645455Z","state":"measured"},{"denominator":79,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":79,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.07966/citation-record","integrity":"/paper/1908.07966/integrity","json":"/paper/1908.07966/citation-record.json","paper":"/paper/1908.07966"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.146471Z","title":null,"venue":null,"work_id":"27c0965a-61b5-4a36-a362-6e9ef662bf82","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.223421Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:56f4cd8a04c36035542b35be6f7626328694ed21565ed6a51855dee1b28f0134","observation_id":"b9201a48-1e2c-4edd-8d1b-119aad7a22eb","resolution":{"observed_at":"2026-08-14T11:56:52.151876Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.113594Z","title":"Kandemir, Anand Sivasubramaniam, and Chita R","venue":null,"work_id":"97b91ed2-4ee4-4fc8-bcbd-e6da6ad07e20","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.234902Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:cf41affbc3b3a8406fa4aa5e15197c4716547ea41b03478fca5d7733ede7abb1","observation_id":"676dca17-e1ad-43fb-8622-137ce5b1435c","resolution":{"observed_at":"2026-08-14T11:56:52.118493Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.097851Z","title":"Gray, Robert M","venue":null,"work_id":"c30f0ff8-2f27-41a3-90cb-6d005b8f56ef","year":2019},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.239897Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:7df0f59470ae50e8bed83a1d58a160fc4b0509e7be51972711ad49d1d09ae94a","observation_id":"d789be64-1545-433d-8030-c88e1874bbe7","resolution":{"observed_at":"2026-08-14T11:56:52.102733Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.080218Z","title":null,"venue":null,"work_id":"70079b90-4167-48af-96ae-ba962542a41f","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.245148Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5d975f3abecf1e992998b80317c833f8fdb4381c2eb1a53963ba04dbbd8a3b35","observation_id":"e584dbc5-55aa-4d5f-bef7-42008773458b","resolution":{"observed_at":"2026-08-14T11:56:52.085126Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.058880Z","title":null,"venue":null,"work_id":"83f4d35e-f3ce-4793-9cca-109093371bf7","year":2017},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.250614Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:b9cc9f3ebbd0cf67490dc14556d1ab5062d859f4cccb8357c4667b13df63210b","observation_id":"d813d9f5-4079-4397-a7ea-ef7e6033d70c","resolution":{"observed_at":"2026-08-14T11:56:52.064791Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.039452Z","title":null,"venue":null,"work_id":"7ae682be-913b-48bd-bcaf-eeeffa3cfd04","year":2011},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.256466Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:6cd6969673eee7231cd299f4fb6049c142696bcbe10b6ebf388ae57e984da1b3","observation_id":"87e8ca8b-68d8-4637-8321-9d5df002360f","resolution":{"observed_at":"2026-08-14T11:56:52.045934Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.021480Z","title":null,"venue":null,"work_id":"f524798d-48b7-4f8b-b38c-0bb6f93cfbb0","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.261659Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5a506952a7c48c82565ca2799fec4e36985375a76f632cf726551db0aff8687c","observation_id":"7711534c-b602-4150-9352-4c92d58675b0","resolution":{"observed_at":"2026-08-14T11:56:52.027173Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.006396Z","title":null,"venue":null,"work_id":"b3e47ebb-ee65-4d6e-a0da-87539d64912e","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.267303Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:02f9357866220ef7983608c2daf6c95afadb927aa28763c547c6c032dff74666","observation_id":"88dbdea1-ca4a-4771-9d37-22986dd97133","resolution":{"observed_at":"2026-08-14T11:56:52.011507Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.990158Z","title":"Castellani, G","venue":null,"work_id":"7c503690-c668-4668-a0c5-60ec853fd640","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.272676Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:122972a6e9405aea25c4b61e443cac9a16fe2078f94928ab15332aab640ec502","observation_id":"03835e1c-2707-4acd-b9bc-563ecf446bcb","resolution":{"observed_at":"2026-08-14T11:56:51.995431Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.974679Z","title":null,"venue":null,"work_id":"f0d1cfd5-40cf-46b1-a8cc-b6e2929a2d2d","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.277726Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:82650734b80b18a51ef49180db9c2ff75aff6ad507a04294190867ea851cb2e3","observation_id":"714e7b78-348b-45f1-a4c1-37d3dbc1a9ee","resolution":{"observed_at":"2026-08-14T11:56:51.979434Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.958841Z","title":null,"venue":null,"work_id":"3f9d2d43-01b0-48dc-b225-f8b93b50b167","year":2005},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.282887Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:22c63c9a11a664a9a7c7d01d0ab5ab7d32798ea528a11f8654282ee53214ae15","observation_id":"28e26eb7-45eb-41d6-a62c-a10a0d8c0870","resolution":{"observed_at":"2026-08-14T11:56:51.963854Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.942421Z","title":null,"venue":null,"work_id":"6e9cdb23-1bc8-48df-986b-1e892dae81f5","year":2009},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.288906Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5cf2f88c3c92b6c72b9ccc3bca1b2bf52dbf470bc237721b9874c54e64efb88d","observation_id":"274b72c9-7096-469f-ab1d-4ed353c4f016","resolution":{"observed_at":"2026-08-14T11:56:51.947390Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.925709Z","title":null,"venue":null,"work_id":"31f2dd29-0153-4330-9278-972287da214d","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.296329Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:7ad305f4061a14f247b056d73faabeee9995fbccdbf111b626b0bcc85a24471d","observation_id":"07613aa5-6226-4897-b61f-e438fc47ba75","resolution":{"observed_at":"2026-08-14T11:56:51.931145Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.908400Z","title":null,"venue":null,"work_id":"c6bafe53-ff14-495b-958b-2e572b4f6ff3","year":2009},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.301661Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5d5fcd5874be1d0539c0ab12c163dff20599f960ef04b069fb9e066ebda164ab","observation_id":"885eae91-fd84-44de-abef-3dc5e004f5da","resolution":{"observed_at":"2026-08-14T11:56:51.913482Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.892336Z","title":null,"venue":null,"work_id":"717b40a0-8b33-4e44-8bf2-bf278bce55cc","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.307523Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:30236ca994bbc602a5d320e81d11768a9794c1865c89ca6382a52c261d2f4d0b","observation_id":"1126e627-4c20-4923-8d2d-7258cf7fdd9b","resolution":{"observed_at":"2026-08-14T11:56:51.897270Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.876235Z","title":null,"venue":null,"work_id":"c626111b-ab1a-46e6-bd63-0e90a6c9a8ac","year":1997},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.313128Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:c0ec8796d2cacf5d77bc56a2069f6e6fa6dd47490d5e7725c179a76e468d82fd","observation_id":"52381fcc-ec42-4efe-b430-76b384a52bbd","resolution":{"observed_at":"2026-08-14T11:56:51.881754Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.860193Z","title":null,"venue":null,"work_id":"1afb1ecd-4400-4448-be58-9bd060a780a2","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.318090Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:f6c0d181ee4c79997ca763116fe612a96e66f8d34213c4c7a912951b6e422bd9","observation_id":"c8a43aec-7712-4dc9-ad36-c06cb9836113","resolution":{"observed_at":"2026-08-14T11:56:51.865811Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.842543Z","title":null,"venue":null,"work_id":"16bcc9f7-a606-414f-bfb5-5e8ac9a5730e","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.322860Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:89415b2b5eb8b087eeaa3f1a1e3f8b41be66fd9af3fcfb606818cbe037461f68","observation_id":"a80a75a7-190d-401a-90cd-74eaf748a08b","resolution":{"observed_at":"2026-08-14T11:56:51.848186Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.807206Z","title":null,"venue":null,"work_id":"06f90e71-2033-4461-be66-5b5cffd90d37","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.334802Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:20536d414e24945b0f607b71d953e9ff2f382677a6d48709a219cfa552290142","observation_id":"b0f903b0-9959-4765-b753-b2a6294b69a4","resolution":{"observed_at":"2026-08-14T11:56:51.813385Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.786363Z","title":null,"venue":null,"work_id":"be21c659-ee8a-4686-8164-2b59d6133430","year":2001},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.340369Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:9a1a6efb59162ab95b7ecee6dba183181137d72a6097a4f0dfc76ee5273e8bd2","observation_id":"0c8301a1-c47a-45f4-bb2f-c87912635210","resolution":{"observed_at":"2026-08-14T11:56:51.795176Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.769475Z","title":null,"venue":null,"work_id":"88f59fe0-5cfe-47e6-8111-a27f5b688fe5","year":2013},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.345629Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:a9a808fa66e8b05943bfacc55d4367b6244ed1999b384a723e8ee5d15d7ad666","observation_id":"fa049b23-7627-40bb-8af3-05a126ba65b4","resolution":{"observed_at":"2026-08-14T11:56:51.774486Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.751430Z","title":null,"venue":null,"work_id":"8b22f392-cba4-4edf-9aaf-5e3504d2f4d5","year":2019},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.350378Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:c0ece385a2dcf8e78153949a2eee73340a41485bdc33cdee3dcfc244712430a2","observation_id":"940baf36-b2ec-41f4-999b-6be6333ea89c","resolution":{"observed_at":"2026-08-14T11:56:51.756845Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.734782Z","title":null,"venue":null,"work_id":"872afc3c-879a-488c-8430-3ca91dad0cff","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.355430Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:19d39fc409fc749867df054ec8ddc2d4cd363d59bd22435dc244cc76d60374e3","observation_id":"860ad39e-750b-4fe2-b4e8-c2c16201ff28","resolution":{"observed_at":"2026-08-14T11:56:51.740009Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.713428Z","title":null,"venue":null,"work_id":"f1a47694-ceb8-435f-b04c-08c61d4f98f8","year":2013},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.360340Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5ae316d4cd7786ade54c30064e777fddcbdaa38e9d65fc99c3dcfe7fee71c56b","observation_id":"8196e3fa-276b-40cd-9474-13bda0a31d0d","resolution":{"observed_at":"2026-08-14T11:56:51.718551Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.696258Z","title":null,"venue":null,"work_id":"691a751a-2e96-4ca0-bc2c-748aece0f200","year":2011},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.365068Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:ceddfdf859a5c95d32eee0bfe814382610895f539a6aa7aa1bfebf69f910f47b","observation_id":"993e0f46-6584-4801-a478-cddc12e105d6","resolution":{"observed_at":"2026-08-14T11:56:51.701486Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.677789Z","title":null,"venue":null,"work_id":"ba3e5a5b-09c7-4bec-9942-c7a38bbf0f18","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.369904Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:fae7ad73756a0bc589d9c4c13bec81c78fe3b40d50b8b82f59710f965414904a","observation_id":"2faa577b-5c6a-4481-99fb-520d922dccc8","resolution":{"observed_at":"2026-08-14T11:56:51.683898Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.655161Z","title":null,"venue":null,"work_id":"3de20fc1-8ef4-40d1-8ff5-bf4b70b6babd","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.375008Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:1b5a1a9c0821839a6dbff8d17a8223041615f1d40f88d805ae3425243cc6dc78","observation_id":"46b2afcb-4d2d-4f72-a255-16974cc8659e","resolution":{"observed_at":"2026-08-14T11:56:51.664043Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.635784Z","title":null,"venue":null,"work_id":"3191c4e4-139c-46d1-8be0-4a1fc23d9629","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.379459Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:bbbc530923824d561fd038b87dd2adb2149868cb54ef0321aeae10abe1f80647","observation_id":"d860764d-e218-483f-9bfb-8fa4c41dbb92","resolution":{"observed_at":"2026-08-14T11:56:51.641564Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.616701Z","title":null,"venue":null,"work_id":"0ed0a90b-489a-41bd-9f06-bf3fe2489409","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.384466Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:8f8e89c6194ee6990304348567f64084ecb43cab02606d1550151ffff869ecf2","observation_id":"c427a2c5-ea49-4cd8-97b9-2d583c977a8d","resolution":{"observed_at":"2026-08-14T11:56:51.622049Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.592664Z","title":"Lee, Engin Ipek, Onur Mutlu, and Doug Burger","venue":null,"work_id":"fa5ee734-0dc0-4ceb-b28c-1ba4e41d3d55","year":2009},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.389042Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:4ce95f961b5f2c28fa149e7d7a8f6f8c63ea20a38bcaf718eefede76ef9bdb06","observation_id":"193e7e5a-8e62-418a-9ab3-c88abf010d29","resolution":{"observed_at":"2026-08-14T11:56:51.599131Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.576148Z","title":null,"venue":null,"work_id":"71982606-6c33-49ba-accf-c893b023a8c6","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.393860Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:66b5ace40fcd3031a1b17d37e3cbfba4223d379904ae41b8aba588c1d23ab17f","observation_id":"a6f1586a-1a56-429b-b93d-ac38a21b9508","resolution":{"observed_at":"2026-08-14T11:56:51.581511Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.398432Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.398432Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:052e2ba8f95b861b46963a3e772e34e14285d3396201c0de38784a52c0885e9e","observation_id":"cbe8053f-4480-4eda-a428-b54585662033","resolution":{"observed_at":"2026-08-14T11:56:50.398432Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.533302Z","title":null,"venue":null,"work_id":"10765bf9-6d62-4eda-9d58-ce76909cf3a0","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.407898Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:21c9802f92f5628bd6afa870bca209884ed29358288e4cd5ed3b43900677620e","observation_id":"ff525b85-b463-4589-906c-ccbf5c98eef4","resolution":{"observed_at":"2026-08-14T11:56:51.538676Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.509392Z","title":null,"venue":null,"work_id":"7b8481b6-eac9-4a11-82f9-636ff07f1358","year":2017},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.413078Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:254aed7d5373f8bb0c0a2df1af05bc003fe97d1cde2cb859c91c4d6ee625d248","observation_id":"d77fb8f4-ec95-470b-8509-3f62e28a3f73","resolution":{"observed_at":"2026-08-14T11:56:51.516973Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.490901Z","title":null,"venue":null,"work_id":"f5d23307-a802-4266-b083-edd254c2bab9","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.417636Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:049345069cd78a694371292c169a6268023ab0062e54d2f864e22e07dad1f93b","observation_id":"b3cc5441-ee1a-471c-abf3-d6272892f357","resolution":{"observed_at":"2026-08-14T11:56:51.496261Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.457358Z","title":null,"venue":null,"work_id":"0c9a2d88-d6f1-489b-92e1-12836ef155bb","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.428733Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:c1cb5fdf9501814f105613ef6f29d248172ae78b006a16f3a37c7fbe696d585e","observation_id":"c70d864d-ed7a-48c4-98f1-b8e1fc0e214e","resolution":{"observed_at":"2026-08-14T11:56:51.463169Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.440233Z","title":null,"venue":null,"work_id":"2c19f240-e3b1-4cb3-8baa-5fe315953fbc","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.433471Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:41b74caa9efeff0d0d72a94db5d9885004825b15bf370f6380651270030f13c0","observation_id":"23eb01ce-16b9-49d5-81de-5adf24d29021","resolution":{"observed_at":"2026-08-14T11:56:51.445533Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.423151Z","title":null,"venue":null,"work_id":"4a00382c-041f-4dde-a85d-f4d0bbe9eb31","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.438670Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5de4e906732bf9f0aa216b31e43afc2a2c757350d9c5850ca1209a152dc8f5f7","observation_id":"c38139f5-060b-4efe-8b77-89483ae887d5","resolution":{"observed_at":"2026-08-14T11:56:51.428571Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.408428Z","title":null,"venue":null,"work_id":"96df96c0-c320-481a-9671-c93d91dffac6","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.443585Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:92da4a2f90af2012709df8a78955528ff81beeb2bf94df1f21098606c367d0e8","observation_id":"48b445e4-5b19-4f1b-acf7-203dd9b989fb","resolution":{"observed_at":"2026-08-14T11:56:51.413115Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.363954Z","title":null,"venue":null,"work_id":"87ed7f4c-3425-468b-ba59-d96e94668566","year":2014},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.454070Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:50a06e2b99f380a938f92b25d137e5c3946fdfd3a0bc67ebf70ec26a179e9d05","observation_id":"af41664a-ec9b-4bf4-9bbb-d2f32236bc4e","resolution":{"observed_at":"2026-08-14T11:56:51.370811Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.346810Z","title":null,"venue":null,"work_id":"0686b59b-3a1f-4c0c-a848-946fc983e2d2","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.461332Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:e6ef05621de503e1fa69c0193d1abd99c55903fcb26ac237f322de0279c80b14","observation_id":"295eb171-2fc5-4986-9d43-12f9f5bd918f","resolution":{"observed_at":"2026-08-14T11:56:51.352389Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.328707Z","title":null,"venue":null,"work_id":"cdcdcb53-3dbf-42f6-837b-f0692259edd4","year":2007},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.469027Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:c80b7dcf31db7f4cf8242c6d094ea9d59bd386e5d3ce1b5fed6382cb9f08a1f2","observation_id":"3a280f77-ea5d-4312-8445-a63db0a9af6b","resolution":{"observed_at":"2026-08-14T11:56:51.334559Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.306633Z","title":"Ovshinsky","venue":null,"work_id":"e25a5007-aa01-4b77-a388-8da7e95e8a41","year":1968},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.474322Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5b7bdfd68163c126a7ae030e592065abca4073911d8f182d6bc9ea00f2717074","observation_id":"cc6dbf1d-441c-4078-a791-95c8f8c7457c","resolution":{"observed_at":"2026-08-14T11:56:51.312524Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.278324Z","title":null,"venue":null,"work_id":"73e2dbee-ba12-4ed6-b87d-b22a2c0c69ad","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.482043Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:e17f34988190d06b9f164c14ff4787a7d39cc5e3921142cbd18000c5ef8be756","observation_id":"c5240ad5-29c4-4906-a2f6-3055ecd15ad3","resolution":{"observed_at":"2026-08-14T11:56:51.288246Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.251538Z","title":null,"venue":null,"work_id":"d3d805a5-9aa8-48e4-b99a-8a582857ee8f","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.491971Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:6b72692eb2479a879ad67e05817166293929954f5f05dfc261a3e1b71c3a5aa5","observation_id":"6ae1d933-a332-4de3-b43e-3c49eefd0f48","resolution":{"observed_at":"2026-08-14T11:56:51.258960Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.204676Z","title":null,"venue":null,"work_id":"7ac3e936-04d8-45b8-9229-d033cd5079f2","year":2019},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.503817Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:ecbfeaaf432ae09305c7ce08dab1ab711e70085c6fb367d687db9d14f28e57cf","observation_id":"f1b25b88-faf9-44cf-8f65-214cb27b53fd","resolution":{"observed_at":"2026-08-14T11:56:51.210643Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.180310Z","title":"Qureshi, Michele M","venue":null,"work_id":"1c2b6109-33cb-4cb2-b84f-2971a2791a26","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.512055Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:80c668ab7e5f976396e965e108add00b2a3c87b456d93f3f50168753789d5fae","observation_id":"6a9b8917-560a-4e38-982f-b290c2df4560","resolution":{"observed_at":"2026-08-14T11:56:51.186392Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.160287Z","title":"Qureshi, Michele M","venue":null,"work_id":"6c55f89a-b36e-4145-aba6-f895549b4d75","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.517875Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:54f8a5156fb84e2e1901aafe4867659142e5a41c5db1eef4f79d5a2b0b8b2e91","observation_id":"711772b5-bfb4-4db6-b995-c7a76da8748e","resolution":{"observed_at":"2026-08-14T11:56:51.166364Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.135318Z","title":null,"venue":null,"work_id":"8e28b116-4820-4e74-9521-562c7349b33a","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.523497Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:b1d92ba4e0376c47e8f55fa999d6e042fc5ad5db82a434faa7c245bc1de956e9","observation_id":"c3cf19b8-0799-471f-b3d7-46d612f58b41","resolution":{"observed_at":"2026-08-14T11:56:51.147323Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.111118Z","title":"Qureshi, Vijayalakshmi Srinivasan, and Jude A","venue":null,"work_id":"e39e6239-1a85-450e-8c45-d1a8eb8a32d0","year":2009},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.528629Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:f7858eadc2a354855d41e28d74c66d8f917546fab0360351f84e665825a34295","observation_id":"7127c8a3-fc96-4a1f-b8b9-6fe039dc93b3","resolution":{"observed_at":"2026-08-14T11:56:51.118498Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.231304Z","title":"In Design, Automation & Test in Europe Conference & Exhibition (DATE)","venue":null,"work_id":"c0ebaffa-9164-492f-9040-36b895961e0d","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.497937Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:659763d3f01201a1efc014829213a58c34b873dd69d9cf7f1c99a6babecfb6f4","observation_id":"c357c92e-940f-4884-992c-6f34392b72b2","resolution":{"observed_at":"2026-08-14T11:56:51.237610Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.051466Z","title":null,"venue":null,"work_id":"0b748efd-0c56-477d-8caf-34688a3f5ce8","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.543457Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:e23d1a66e0e949c8c13ba003ce8ffb74c3ac7152acc18f3b127c36836a737969","observation_id":"3928e781-8634-42c5-9f12-94f9cbc4d810","resolution":{"observed_at":"2026-08-14T11:56:51.057902Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.032740Z","title":null,"venue":null,"work_id":"6b79fabc-7dfb-4a1c-a7ca-622d2accc773","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.548500Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:ff3796be7d5c0af7fec69bdfc135ee69f8736cbe6b64c33b1c0d3b2dab436ac9","observation_id":"ba921b2d-9875-4a66-8fb0-c87fe4a9570a","resolution":{"observed_at":"2026-08-14T11:56:51.037733Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.013953Z","title":null,"venue":null,"work_id":"909f8d33-210d-486c-8351-a2d3ae119397","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.553556Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:1b5c3cd5db96f10b06d2fb37051d6f579278b99ea10ebac5744aaf0adeba7d83","observation_id":"7a6a230a-d6a9-4a27-9688-e4af5f585ccf","resolution":{"observed_at":"2026-08-14T11:56:51.019509Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.995441Z","title":"Gibbons, Michael A","venue":null,"work_id":"17e20447-bab0-4788-bdb8-1c57b83aa159","year":2014},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.558256Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:c3c7f73de293f522ac7aa7fdba48faad75de6d5c5e80c510747802d6ab7cd9e5","observation_id":"b73492d0-7a80-4806-a86a-d1ef3943ce63","resolution":{"observed_at":"2026-08-14T11:56:51.001542Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.977529Z","title":null,"venue":null,"work_id":"d7965241-6ac3-45e1-af93-35a444997570","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.563082Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:e75d7bb1d241cd17acf03c5688cc4ee6acdeae51ef0b653c07aada12f2984abb","observation_id":"811c434f-024d-4dde-adb9-402741522ebc","resolution":{"observed_at":"2026-08-14T11:56:50.982858Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.533505Z","title":"Dally, Ujval J","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.533505Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:167444046ff2c773d79e7c182516397c27fbc2a23655e614051225da69ed8fd4","observation_id":"f7f208a2-3e7e-455f-bf3f-67349c03f47c","resolution":{"observed_at":"2026-08-14T11:56:50.533505Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.941793Z","title":"Hunter, and Lizy K","venue":null,"work_id":"c9b55907-3295-4477-ad78-ef404d35e399","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.573331Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:eb01f482edfbf26b29163fe3d6ec8f35bbbde92719892786843b295a3de6a465","observation_id":"118b3c53-b844-4a96-9173-1ee3c4eef419","resolution":{"observed_at":"2026-08-14T11:56:50.946601Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.924825Z","title":null,"venue":null,"work_id":"04ee4b8d-0def-4217-8f04-be99387330f6","year":2018},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.579559Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:427d1cd1b9923c2a6ebd94a8be4cb3d3a80c6da978645277576e6b9a5734ed16","observation_id":"ea6f365b-9aeb-44d6-900f-8a5702e3e180","resolution":{"observed_at":"2026-08-14T11:56:50.930216Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.908216Z","title":null,"venue":null,"work_id":"ed102f99-ede5-4bab-bda9-79e4a644854b","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.585049Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:d9a0d56feee0ec4dfc2179720e95871c9f0f1e2c0501d99f1258e193c04fa099","observation_id":"33bc2d51-088c-4c35-a736-bcc1436e2e4e","resolution":{"observed_at":"2026-08-14T11:56:50.913616Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.892708Z","title":null,"venue":null,"work_id":"8ec9b173-7560-4bd8-8369-88c057f000bf","year":2013},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.590117Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:e7d1509e3f0e6fb9a2cc4f2cc5ecb36515117642b6de219e2fe9964e9003c753","observation_id":"b9729edb-c58d-40ed-85e6-a3b823749233","resolution":{"observed_at":"2026-08-14T11:56:50.897707Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.876525Z","title":null,"venue":null,"work_id":"0114846c-c5eb-4ee8-8d66-70fa253d4150","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.595283Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:17b963a9bc2dfa45f66859183d363df0acb9abb58f7e75acbd890041d1a29aa7","observation_id":"74baf269-e86d-4cff-981f-50128f5b0908","resolution":{"observed_at":"2026-08-14T11:56:50.881935Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.844331Z","title":null,"venue":null,"work_id":"043e610b-0bb4-4744-8eff-a095c13cf85e","year":2003},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.605017Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:22778299ee12a136dc82a49f773d0abc71ff173429163cc24ac43a8a583b8f5a","observation_id":"94d610c0-3341-45a1-8cbe-cdf98b8fadc1","resolution":{"observed_at":"2026-08-14T11:56:50.849391Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.958176Z","title":null,"venue":null,"work_id":"4fbc32bb-5a33-446e-b79d-4f32446f25db","year":2019},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.567696Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:0325cba9c9e96f372a3055c2407705f3bbab1e29aff3c86ba6a6a62f0d7d706f","observation_id":"b04302b5-a3de-4229-85b4-2911fc660db0","resolution":{"observed_at":"2026-08-14T11:56:50.963330Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.810682Z","title":null,"venue":null,"work_id":"1412563b-bdbf-4ce8-bbf4-b5789a41340f","year":2015},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.614808Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:19f586ce3ade977d18bd37dee14d3081bf0b948b920480a5b36fd935c0f88103","observation_id":"e62d2405-6053-48dd-ad81-ca3dd08231e9","resolution":{"observed_at":"2026-08-14T11:56:50.815641Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.790359Z","title":null,"venue":null,"work_id":"005dd1dc-9a43-44f2-8c8d-30f99509e5ec","year":2017},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.619605Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:f14254dfcb5f8917405d65484dd1d0ee0ca36068263802c6079ae766233c467a","observation_id":"bd13df1c-6766-41b5-b8be-56e0a3fc59c1","resolution":{"observed_at":"2026-08-14T11:56:50.798211Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.771264Z","title":null,"venue":null,"work_id":"0a068ee6-e425-4541-b4d7-6c8cdee5f57c","year":2013},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.624425Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:c2f40b5d13ce2914796139e7e3e9692a40698d728c88b62145e9e1404e1f23a6","observation_id":"d43c4a3f-7da6-430f-8e45-e20aa557155b","resolution":{"observed_at":"2026-08-14T11:56:50.777016Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.752982Z","title":null,"venue":null,"work_id":"179bf40f-d464-4f35-a1b7-63a7988fc66e","year":2013},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.629224Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:a80787eb786b7b75e0e07f07000638f0051a65b4467a80d4999d1e50b74e8691","observation_id":"1a2ff95e-e687-4ca7-825d-d1de02ca59ce","resolution":{"observed_at":"2026-08-14T11:56:50.758910Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.733545Z","title":null,"venue":null,"work_id":"657ea638-8dc8-4103-bff1-1694bf00f3db","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.634487Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:5ab428cd581e43a329e03b190600a0f142ff819df7e2bba0285fd13090844345","observation_id":"33bd64a9-f4cb-4d89-9711-e5be64377314","resolution":{"observed_at":"2026-08-14T11:56:50.739613Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.715364Z","title":null,"venue":null,"work_id":"d53ca8b6-898d-47fe-89c5-6635f1eb3d9f","year":2014},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.639638Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:17d296b8d8012365374f7c91cc02c3e3c43b1bc700fc536fab00a4b02f8281ca","observation_id":"23cae1c4-0475-4517-b186-1a455556f2e3","resolution":{"observed_at":"2026-08-14T11:56:50.720769Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.695546Z","title":null,"venue":null,"work_id":"155d6b59-0776-4602-8c0f-daffc458bf9a","year":2016},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.645455Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:6b2a58622be1cdb63b0125f18b16e14240e41cdacb6fd4c703e9bfb533518b7d","observation_id":"6d519534-6ad4-42b0-83e7-64cd060895b6","resolution":{"observed_at":"2026-08-14T11:56:50.702579Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.826562Z","title":null,"venue":null,"work_id":"f21d13c8-2b76-4fb0-bd3f-95731b01bf45","year":2012},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.609923Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:df6268524b3d36708772837113848b92f727096ff7dbbe0fbf5bdfbd0594e6fa","observation_id":"effe45b2-b27c-44a6-8e3c-115e89a1f374","resolution":{"observed_at":"2026-08-14T11:56:50.832228Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.077099Z","title":"In International Symposium on Computer Architecture (ISCA)","venue":null,"work_id":"c3c72315-dacd-424d-9e3f-02288b6ddbf9","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2000,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.538610Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:6bbc0121b0257cda1a7f9579015ea5012990ec36b3cd25581373225c7739c1d4","observation_id":"43c7ffdc-8cdf-42af-9798-ed2b616b763e","resolution":{"observed_at":"2026-08-14T11:56:51.083915Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.549377Z","title":"IEEE Micro 30, 1 (2010)","venue":null,"work_id":"a39d17de-4393-4e39-9e24-ab21a7647f0d","year":2010},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2010,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.403226Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:cec9976b7c5fe7357c3cf58254f436bed1934637cbbc3ac1b54c4f0873c5089b","observation_id":"0d148527-bb80-45ce-9876-d416b7eb53ba","resolution":{"observed_at":"2026-08-14T11:56:51.554849Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.387015Z","title":"In Proceedings of the Workshop on Energy-Efficient Design (WEED)","venue":null,"work_id":"fe6188b0-a1b2-4aeb-8f21-dc97cd15a138","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2013,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.448367Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:6cea9a6d86d113d32287653ccc3b580ac7ad3a231e074fc7722c36720ab6badd","observation_id":"48071ae5-ae02-4085-9278-612125570be1","resolution":{"observed_at":"2026-08-14T11:56:51.393136Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:50.860696Z","title":"In International Conference on Supercomputing (ICS)","venue":null,"work_id":"d7a1333e-d3ac-4cd5-8194-639ac04ed1b2","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.600346Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:f6222da65d8d98e4199a85354016854a5cf43eb430092c81666ef3e96e4e10fb","observation_id":"965ce624-318c-4c13-aa32-7531896c7282","resolution":{"observed_at":"2026-08-14T11:56:50.865653Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.474666Z","title":"ACM Transactions on Design Automation of Electronic Systems 22, 2 (2017)","venue":null,"work_id":"070fb876-753d-4ac0-9d8f-338d54490209","year":2017},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2017,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.423391Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:47bdfc3dbd72c9ef50b0d8fb9f61bfc1481c4c404d9b70ba9a34df0d7b41f02d","observation_id":"91365181-745c-4250-9fba-fffb9088d17a","resolution":{"observed_at":"2026-08-14T11:56:51.479541Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:52.130776Z","title":"In Programming Language Design and Implementation (PLDI)","venue":null,"work_id":"a8e223ce-cb1a-49ab-8e8b-e167464a3831","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2018,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.229434Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:1514a39673a79042b8575429fdec54d3515ce9b58eef32623174e36340855420","observation_id":"01f3500a-68fb-442e-a719-a100c338f267","resolution":{"observed_at":"2026-08-14T11:56:52.135969Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:56:51.825752Z","title":"In SIGMETRICS/Performance Joint International Conference on Measurement and Modeling of Computer Systems","venue":null,"work_id":"1f04b37b-2400-4a52-803b-ddbc2cd0c9ca","year":null},"citing_paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-14T11:56:50.328763Z"},"links":{"citing_paper":"/paper/1908.07966"},"observation_digest":"sha256:e666b7f3bc24cb341ab72fd0fab044d1301be32bc2a44c1675684e1f067b9e51","observation_id":"c7a41004-2f02-4987-a343-2a6ec44cfe12","resolution":{"observed_at":"2026-08-14T11:56:51.831502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.07966","last_updated":"2019-08-21T16:19:25Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-14T11:50:41.080864Z","submitted_at":"2019-08-21T16:19:25Z","title":"Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories"},"reference_resolution":{"displayed":79,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":61,"verified_exact":0,"verified_fuzzy":18},"total_outbound_references":79},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 79 of 79 outbound references and 0 inbound Pith citation observations for arXiv:1908.07966."}