{"as_of":"2026-08-16T17:37:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:bcd267769d9afc0a463b2415399136b4729c41fff5c7b5ebbf9eb3c11886f477","coverage":[{"denominator":40,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":40,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T11:35:01.681377Z","state":"measured"},{"denominator":40,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":40,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.08707/citation-record","integrity":"/paper/1908.08707/integrity","json":"/paper/1908.08707/citation-record.json","paper":"/paper/1908.08707"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.571776Z","title":"Formalizing Memory Accesses and Interrupts","venue":null,"work_id":"a130ee79-5761-43ee-ab6f-9f182f4eec0c","year":2017},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.451501Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:975b977123561ac358556576fe07fd9165694ff96727b68d07e7d2010483d2d9","observation_id":"19e495ab-794f-4af6-bf43-c3fca9068d7f","resolution":{"observed_at":"2026-08-14T11:35:02.582621Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.547398Z","title":"Physical Addressing on Real Hardware in Isabelle/HOL","venue":null,"work_id":"7e51004e-45b6-4eeb-bbc1-0af6cbbea578","year":2018},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.457317Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:0aa1f3c36eb9a11ef161993785f1458210897a2a4e47014d9260e876bb06e64d","observation_id":"14bd22ff-3d75-4dce-86ce-ed604d364831","resolution":{"observed_at":"2026-08-14T11:35:02.558614Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.523413Z","title":"Do- It-Yourself Virtual Memory Translation","venue":null,"work_id":"fc0fd198-0cef-4d2c-9791-03494de49812","year":2017},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.462896Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:5ae653507604900bfa6d3612bd3f386601b47891314d079de00072cbe31a158d","observation_id":"aad183c2-3797-4626-b72a-93a52826b17f","resolution":{"observed_at":"2026-08-14T11:35:02.529149Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.505491Z","title":"Anderson","venue":null,"work_id":"8cdda004-0b73-43ce-b015-8bf03aef7629","year":1972},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.468393Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:e655fad0e0ff8f4bc11371c94de021ef0db725b4bdcca2a2e8fdbb10d403f93f","observation_id":"a3ebf378-92c5-4410-a121-71c4c35a7581","resolution":{"observed_at":"2026-08-14T11:35:02.510777Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.484024Z","title":"Sparsemem Memory Model","venue":null,"work_id":"234a7f09-0012-4e5b-a68d-354bd9b99767","year":2019},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.474507Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:132c52d075be5bfdcf92e8961400bd15b526edaa54f89ee10f54ab0197e8700b","observation_id":"d2b64e4a-63c3-4e61-9c6b-2ef15d267125","resolution":{"observed_at":"2026-08-14T11:35:02.490273Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.461603Z","title":"Appel and Kai Li","venue":null,"work_id":"2e660b7a-6ef4-434b-8d71-f0ddb25aa2bb","year":1991},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.480887Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:dec838eee6654099afc5ba0cff3fc072b4d346575f6aacb9f694d74e43e5260d","observation_id":"e510a22d-9d13-4bef-95ff-78da0d794822","resolution":{"observed_at":"2026-08-14T11:35:02.469357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.438698Z","title":"Development Tools and Software: Fast Mod- els","venue":null,"work_id":"f6cdcc82-ddd6-44d7-9208-71c4ffd0ea82","year":2019},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.487768Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:fcb04bbb0cde3795385a70e9f5c01d43f9640e21f165a4d49b4e8993e24bb25e","observation_id":"42cd44bb-5cfd-481e-8d5c-00116cde883f","resolution":{"observed_at":"2026-08-14T11:35:02.445145Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.420861Z","title":"Rossbach, and Onur Mutlu","venue":null,"work_id":"dbfb137e-6cb6-41c7-adc1-a40e04fbc496","year":2017},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.493415Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:70ea3d80e184b0529de6b26336a52b4701c2cc2284f7b44b587b8de0d0793f27","observation_id":"1f4862fa-b532-41fb-84c5-77bb3c608041","resolution":{"observed_at":"2026-08-14T11:35:02.426317Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.400270Z","title":"It’s Time to Think About an Operating System for Near Data Processing Architectures","venue":null,"work_id":"ac5c94ce-c874-4cc8-9f70-4207a744ed93","year":2017},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.498412Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:6a08e49208d2d0ca67dcc1a23e79c04f22a8771e1c9d6758acc1c43d70cc0103","observation_id":"456a5ee3-9e4f-44ea-8706-5ce90018cfdd","resolution":{"observed_at":"2026-08-14T11:35:02.408769Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.381692Z","title":"Popcorn: Bridging the Programmability Gap in heterogeneous-ISA Platforms","venue":null,"work_id":"6bb57ef2-ab13-436e-9f04-165fc03ce141","year":2015},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.504666Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:6f9cf091930bea0ac615bcdfb055edbeec6f73ded13700bd54bab608e6bbc557","observation_id":"0ccad91b-02db-4679-8d9c-f57d066cad17","resolution":{"observed_at":"2026-08-14T11:35:02.387471Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.362665Z","title":"The Multikernel: A New OS Architecture for Scalable Multicore Systems","venue":null,"work_id":"e1b7e107-a75e-4669-b5ee-3c3fac03e35b","year":2009},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.510936Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:28c0d01e80056b0ca80968cdf3328bc6a76770db35867c292ff56ee4d770e63d","observation_id":"ec89944c-5b22-449e-bc00-581ff915afb7","resolution":{"observed_at":"2026-08-14T11:35:02.369695Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.344669Z","title":"Secure Microkernels, State Monads and Scalable Refinement","venue":null,"work_id":"940ebe97-38ba-4b55-aba6-91b21fd0f7f6","year":2008},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.517072Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:1fa73900728b96c60dfdeddcb65a604d473c9dfbd8bd76690d2f448b351da7f3","observation_id":"20fcdd13-6009-4706-97a6-779e23eee656","resolution":{"observed_at":"2026-08-14T11:35:02.351036Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.319291Z","title":null,"venue":null,"work_id":"d05a0065-aa6a-4582-8c15-8af53a212c97","year":2006},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.523387Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:5552922995d6e1fa409392a14e0de1a5f76d81019fe406271e0c5f3d9583a9bf","observation_id":"3a485c9f-9712-4433-aff9-5902857e4dc2","resolution":{"observed_at":"2026-08-14T11:35:02.325420Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.298076Z","title":"Verified Protection Model of the seL4 Microkernel","venue":null,"work_id":"3f02f73c-e95f-44e9-b661-ccbcc609571e","year":2008},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.532746Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:38774b3aee817e6ce32f075c304ce52eadec850f7f64e0850fa3821e754673dc","observation_id":"31942051-fa87-4d8c-a385-f8261dec47a2","resolution":{"observed_at":"2026-08-14T11:35:02.304721Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.278306Z","title":"Authorization, Protection, and Allocation of Memory in a Large System","venue":null,"work_id":"72936965-c5c8-4ede-a811-316bb48ed8cb","year":2018},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.538036Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:3556bebeed25f65a4a62d577fa98924b19ad2071b6382a01630fe90e4d6bb0a8","observation_id":"f0900bf5-83ff-4b2b-a2d8-6db31f98d3dd","resolution":{"observed_at":"2026-08-14T11:35:02.285114Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.260220Z","title":"Not Your Parents’ Physical Address Space","venue":null,"work_id":"7720bc99-0ada-420b-b084-bfcb83235304","year":2015},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.542377Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:3a76828ada175f8d0591289ec67f4e8106673512a6560e021f5cd67cb918d9e6","observation_id":"30623702-c032-4366-a0e7-cf83d3585279","resolution":{"observed_at":"2026-08-14T11:35:02.265746Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.241077Z","title":"CertiKOS: An Extensible Archi- tecture for Building Certified Concurrent OS Kernels","venue":null,"work_id":"bb6a8861-9ee3-4f6a-82b8-0899facf878e","year":2016},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.546872Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:33869b22b380b0cfbe757a08a1bc7eb5636cd1dae5cd320f30b332ca42f62a28","observation_id":"3a269b0e-a66e-4f82-bc2b-dd555e113022","resolution":{"observed_at":"2026-08-14T11:35:02.247076Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.215211Z","title":"Multiple Physical Mappings: Dynamic DRAM Channel Sharing and Partitioning","venue":null,"work_id":"cfdb5c9a-f259-402d-91de-f644a75cea06","year":2017},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.551831Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:c55fb78cac206089ea7521fbd45e760622848573ec0e80ea2a3897603ab6d710","observation_id":"3f29f99c-c896-4b6a-bdf5-5fa08ca24a93","resolution":{"observed_at":"2026-08-14T11:35:02.226525Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.193226Z","title":"HSA Runtime Programmer’s Reference Manual, version: 1.1.4 edition, Oct 2016","venue":null,"work_id":"e77a02b8-1182-45dd-a022-cb68f91fa6fc","year":2016},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.556231Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:b9f1c867d2d3ed8a0d3b24993249e61a91384be952b365b3afe9b407fd15b62d","observation_id":"3abfd0bc-4909-4390-b7b9-9c03553923ef","resolution":{"observed_at":"2026-08-14T11:35:02.200779Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.175745Z","title":"Qureshi, and Karsten Schwan","venue":null,"work_id":"46596245-1dd2-439d-872c-90381956db81","year":2016},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.565037Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:ccc23f61afa9bd6a5515df0d589d7c12acf4e5d57233c899e4cb4720b47ef604","observation_id":"fa0eea3e-137b-46dd-8d8f-9226afb0eefb","resolution":{"observed_at":"2026-08-14T11:35:02.181428Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.148055Z","title":"Intel Xeon Phi Coprocessor System Software Devel- opers Guide, 2014","venue":null,"work_id":"b80640ef-ad5a-4c69-95f0-c3780408b156","year":2014},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.570550Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:7ce462aef7daa7c844d3200e8b5f8fa98f37db08255550f8e15597519ef255c6","observation_id":"b8763b95-5f3d-4e89-b1df-ffdd87afc0cd","resolution":{"observed_at":"2026-08-14T11:35:02.154848Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.123779Z","title":"The OpenCL Specification, version: 2.0, document revision: 29 edition, July 2015","venue":null,"work_id":"3682975a-3793-420e-8948-35bc11ea10d6","year":2015},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.575992Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:e2ae16c6179c1e116f8ad2a07db3090eeff915ac6a8480668366dd9e9e151e1e","observation_id":"ee2ebb0a-72d1-4d60-a118-a4fa19884560","resolution":{"observed_at":"2026-08-14T11:35:02.130208Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.106801Z","title":"seL4: Formal Verification of an OS Kernel","venue":null,"work_id":"814dbb95-ce37-4925-948b-9354e80d4199","year":null},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.581669Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:1fbf0560eb010c3deb2aa8a9c04ae080f6bf6e1d438d3769ecc9a34f09e3c559","observation_id":"a828e7a6-cab0-4d7c-af0c-75cc8aff1504","resolution":{"observed_at":"2026-08-14T11:35:02.112383Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.082386Z","title":"Protection","venue":null,"work_id":"1a4619c9-21bf-4427-8673-4e0d43d3be48","year":1974},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.586679Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:e3f9b2fce9e1b4e1f903320a4a718b43b64d9335031cbba0358426acd4b6d57b","observation_id":"8cf043ae-bcad-4cc6-aca3-6c189c6d1aed","resolution":{"observed_at":"2026-08-14T11:35:02.087518Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.062304Z","title":"V AST: The Illusion of a Large Memory Space for GPUs","venue":null,"work_id":"2f989683-8c60-4a41-bf5c-6b5630e77596","year":2014},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.591641Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:d0c1727e4033f59fd31ef42045d7fc41c8803462aae161c22e3a9ba2cab287e4","observation_id":"09d29369-de73-4150-be15-944d81ca79b3","resolution":{"observed_at":"2026-08-14T11:35:02.068047Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.046259Z","title":null,"venue":null,"work_id":"ae3032c1-eb4e-4eba-84f9-fe32be12b3ab","year":1984},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.597187Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:a3331300760ce9e7b195ef8ac0fb6ba32ef15647d9d1a6c9c20a184b6f1a1524","observation_id":"ff7543c2-1387-451b-9474-4a478ee30c0e","resolution":{"observed_at":"2026-08-14T11:35:02.050878Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.028218Z","title":"Thunderclap: Exploring Vulnerabilities in Operating System IOMMU Protection via DMA from Untrustworthy Peripherals","venue":null,"work_id":"486b03c5-ff61-4c2e-a448-f41216ecc47d","year":2019},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.602603Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:1b9fabc9180d6d5528e0a9a98ca066581bf283a3c3548c74b3a0d0b3a425fe4e","observation_id":"93fb3dfb-dda0-4320-a13e-a422e5b9084f","resolution":{"observed_at":"2026-08-14T11:35:02.033573Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:02.007519Z","title":"True IOMMU Pro- tection from DMA Attacks: When Copy is Faster Than Zero Copy","venue":null,"work_id":"4bfa2630-0061-4e4a-a374-916b7e4b6c09","year":2016},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.607772Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:faa3f8dfb36ad68961a4ebf4cb239ae5a5046ce3071e68392afa9648fd3b5971","observation_id":"b67fc65c-9b05-46a3-970f-5bd1607363c4","resolution":{"observed_at":"2026-08-14T11:35:02.015776Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.984162Z","title":"Bypassing IOMMU Protection against I/O Attacks","venue":null,"work_id":"238fa477-2107-4415-95e3-5ce3bda79005","year":2016},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.613223Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:27214f36ac8a78b010cad1df460d4480e21993262b4ca1cfff6d2bccda9f5a28","observation_id":"f038131b-c15c-4992-8a64-5e8a27e58b18","resolution":{"observed_at":"2026-08-14T11:35:01.990995Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.959276Z","title":"IOMMU Protection Against I/O Attacks: A Vulnerability and a Proof of Concept","venue":null,"work_id":"f3790463-a7fa-4743-9c76-729538b6344a","year":2018},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.619370Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:0af88dd1b506b5ff8007bb803ddf40018923fce34385486d836cba31b048ec4a","observation_id":"940033f2-fe25-4757-a908-6d0f5b6f20af","resolution":{"observed_at":"2026-08-14T11:35:01.967178Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.931186Z","title":"NVIDIA Parker Series SoC Technical Reference Manual, v.1.0p edition, June 2017","venue":null,"work_id":"7e73f4dd-353c-4979-b125-fc50d8a6b6c8","year":2017},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.627026Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:47d851adb8292f2ee832d4dd3ca9d61303f15770a39df367b6baf26e89dc0ab5","observation_id":"a9b29447-cccb-47c7-a2b4-5372ae4308eb","resolution":{"observed_at":"2026-08-14T11:35:01.937363Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.911784Z","title":"Unified Memory in CUDA 6, Nov 2013","venue":null,"work_id":"c82bc287-d00e-4beb-9b3d-676bd5a3e742","year":2013},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.632285Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:d96de091989406c501456729c4e66ee48b5ed6d1ede53652c0bbddc3f874e791","observation_id":"3f5b72fc-5d39-4196-bdd4-babd84cbfc2c","resolution":{"observed_at":"2026-08-14T11:35:01.917631Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.893087Z","title":"i.MX 8DualXPlus/8QuadXPlus Applications Processor Ref- erence Manual, January 2019","venue":null,"work_id":"535e680f-8ac5-4e2b-933b-abc3d38a2802","year":2019},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.637261Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:fd7d9a01fd9f3ee91e2db87804d348117d9ccd410d918d7e3d0554a11751d8d8","observation_id":"c7e1b6e2-2660-4ae2-90a3-a2fccd4c8089","resolution":{"observed_at":"2026-08-14T11:35:01.898992Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.874764Z","title":"A Case for Intelligent RAM","venue":null,"work_id":"0337f97f-2b58-4a2a-bcf5-d41e0ce3f0b7","year":1997},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.642832Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:2bb26a7029ee98fc34e16dbc610162678eb10ea1beeb971b64cf3698e8b7da42","observation_id":"ec75dfbe-0dbb-4140-813e-291bbda87a0b","resolution":{"observed_at":"2026-08-14T11:35:01.880913Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.850789Z","title":"CBufs: Efficient, System-wide Memory Management and Sharing","venue":null,"work_id":"6a19c1bc-0c5b-4619-98f3-ed943140a4fa","year":2016},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.649678Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:58f8c0966fd1d7ab6416a35bc45d5c77dc57fb293e15d713a4379375fc5899fd","observation_id":"d6d6be83-4f7e-46ee-8a8a-404a167c0310","resolution":{"observed_at":"2026-08-14T11:35:01.857388Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.823857Z","title":"Romanescu, Alvin R","venue":null,"work_id":"a1d79a1b-a292-4d17-b784-0621a0f058cc","year":2010},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.654751Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:04c9a02816fccdaad3593e1c3879bb22e540e8bd30c4846cc8b56f1abe7a82da","observation_id":"65d9dab5-3494-4769-86cf-7b93111a1d13","resolution":{"observed_at":"2026-08-14T11:35:01.832216Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.797662Z","title":"A Declarative Language Approach to Device Configuration","venue":null,"work_id":"99623f36-02ae-4061-a734-ea34b0f9c3d4","year":2011},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.659423Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:13fba901d3f5c73587284607d27319a71a71009347810fcd6ad898bb10856922","observation_id":"9b37e02e-9d16-4241-a033-368083230861","resolution":{"observed_at":"2026-08-14T11:35:01.806306Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.775467Z","title":"seL4 Enforces Integrity","venue":null,"work_id":"cd8d0f4d-2af7-4e0d-bd84-ccdd8d7df86f","year":2011},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.664805Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:bad5f1a0b2ad5e317bd26015281d2eb973cb626518125c114786734a0f17db6d","observation_id":"a14a390c-d3e6-47b6-a2b5-a630a062ef22","resolution":{"observed_at":"2026-08-14T11:35:01.783174Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.754503Z","title":"OMAP44xx Multimedia Device Technical Ref- erence Manual, April 2014","venue":null,"work_id":"6d3bf184-c8d6-4140-a849-755053babdf1","year":2014},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.672934Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:8d790b53bf56f2f9b20d5ca96a80f85674ad30d93207c068207e2bd896b3034d","observation_id":"f8c7f91b-e407-4e6a-ae6b-3c299cc18494","resolution":{"observed_at":"2026-08-14T11:35:01.760717Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:35:01.731612Z","title":"Mind the Gap","venue":null,"work_id":"ec7b0a4e-eb46-4544-92e0-7e5386daf1f4","year":2009},"citing_paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-14T11:35:01.681377Z"},"links":{"citing_paper":"/paper/1908.08707"},"observation_digest":"sha256:dc8b95c04c77f443663fb4c56b455db2671677596be92451cc7cd3065ccb6eb9","observation_id":"3c4d232a-a316-448c-8122-6f106ad7c83e","resolution":{"observed_at":"2026-08-14T11:35:01.740147Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.08707","last_updated":"2019-08-23T08:00:38Z","latest_version":1,"primary_category":"cs.OS","snapshot_observed_at":"2026-08-16T07:37:17.615586Z","submitted_at":"2019-08-23T08:00:38Z","title":"A Least-Privilege Memory Protection Model for Modern Hardware"},"reference_resolution":{"displayed":40,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":38},"total_outbound_references":40},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 40 of 40 outbound references and 0 inbound Pith citation observations for arXiv:1908.08707."}