{"as_of":"2026-08-16T23:18:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:0be7ef392ed14f7cde3550c4d1396df8bdfc33da88f9e4b2aaa046e63517336c","coverage":[{"denominator":42,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":42,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T11:50:05.732147Z","state":"measured"},{"denominator":42,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":42,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.08774/citation-record","integrity":"/paper/1908.08774/integrity","json":"/paper/1908.08774/citation-record.json","paper":"/paper/1908.08774"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:07.130178Z","title":null,"venue":null,"work_id":"c78c29a9-25a8-41ce-8e31-a227dc2f4fe9","year":2014},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.315747Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:7036be687de527b02ebecbbd0e6a0a488ea3d5a2846a26c94bcca1bc0ff82d99","observation_id":"350087b7-9a93-45e6-9fc3-c86f75b1b217","resolution":{"observed_at":"2026-08-14T11:50:07.147153Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:07.084895Z","title":"Biobench: A benchmark suite of bioinfor- matics applications","venue":null,"work_id":"fe87bfa1-4d6f-4e8f-91bc-7e66d449c72e","year":2005},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.324262Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:d037b8dd63e4326bc551379e9dcf76776ff58a46e41793a6960a7f78a6726830","observation_id":"d04846ff-fce2-4b42-9457-843404e98ddf","resolution":{"observed_at":"2026-08-14T11:50:07.096499Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:07.044070Z","title":"Translation caching: skip, don’t walk (the page table)","venue":null,"work_id":"6ef4977d-6ba4-4e39-aab8-1b4a7210f217","year":2010},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.336926Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:d89f8929c2817c6a3f6e65146afab60104c118097193b5db0090ccf82aafa8fb","observation_id":"f18b8641-934a-49dd-b8af-3abc96a4ad65","resolution":{"observed_at":"2026-08-14T11:50:07.052271Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:07.004144Z","title":"Spectlb: a mechanism for spec- ulative address translation","venue":null,"work_id":"37275630-76df-4c9a-a11a-bea406b6e7c4","year":2011},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.348773Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:e7f584cfa0f8e705b68a61d0d8962de1d374ca35ebd959fd7b23953bb63ef682","observation_id":"b900138d-9eec-4195-b0e5-de75856e715c","resolution":{"observed_at":"2026-08-14T11:50:07.018341Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.963946Z","title":"Efficient virtual memory for big memory servers","venue":null,"work_id":"788b9ac9-9dc0-4f87-a1cb-3e1dc8b34278","year":2013},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.362706Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:53bbc52f608efba0185256f01176e002fbc313a9601033c99c4ef76e7bfb3a48","observation_id":"830bc121-456c-4247-8e66-f13c715736b1","resolution":{"observed_at":"2026-08-14T11:50:06.973398Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.929899Z","title":"Reducing memory refer- ence energy with opportunistic virtual caching","venue":null,"work_id":"5ead18e4-bee6-403c-b347-a160a9274c74","year":2012},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.371328Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:24595f4cf1ef9491b020e6927b03ca8dccd49edef7795355cd26bfbda3633e73","observation_id":"b1b9b1d6-d99b-4cbd-aa9e-103fc8cbdb08","resolution":{"observed_at":"2026-08-14T11:50:06.936651Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.890313Z","title":"Large-reach memory management unit caches","venue":null,"work_id":"5a374e0f-31be-4f75-ab7b-1cf50f5fed81","year":2013},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.383376Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:b6ca08f05188d1999a757cb7f0c9216fbe9e15f420c2f3195f21e549e2bcc2f8","observation_id":"e43aac5b-71de-4914-a1c5-6fe0d7be870f","resolution":{"observed_at":"2026-08-14T11:50:06.900528Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.844492Z","title":"Shared last- level tlbs for chip multiprocessors","venue":null,"work_id":"eba48a85-79c3-4253-a060-0bbe80b05160","year":2011},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.390375Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:e6607387ffed803ae7277432df564f85d6dbf614401c02e82ae4f68cef9ad4ff","observation_id":"1ceb270d-ebd1-417c-8d76-d0d9188dff09","resolution":{"observed_at":"2026-08-14T11:50:06.857981Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.817573Z","title":"Benchmarking modern multiprocessors","venue":null,"work_id":"d4e480e8-a783-4faf-ad5a-0429c18ffe39","year":2011},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.407636Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:1ce87246836a6f7457574b2db821f481f5940d4223f695fe7aba06c1e2e65889","observation_id":"decb7aea-1b0b-430e-a700-8de0652a9638","resolution":{"observed_at":"2026-08-14T11:50:06.826257Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.790061Z","title":"IntelÂő 64 and ia-32 architectures optimization reference manual, 2016","venue":null,"work_id":"16c0ca66-5d30-4c5b-b05f-a93771ae9a72","year":2016},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.425048Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:dd4ed3c80bcce0f09432702bd65146ab86575dab80605427ef10afe0f6bfbd34","observation_id":"973a265c-fd7f-4872-a7c4-40c141b930b8","resolution":{"observed_at":"2026-08-14T11:50:06.798007Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.740022Z","title":"Efficient address translation for architectures with multiple page sizes","venue":null,"work_id":"a6442ecf-2945-4e62-bb21-28276ae93bed","year":2017},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.436969Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:76c07d975c341528cd7a3b786f60286a88ab00c7212b516d69467f21656759b1","observation_id":"f2b249f8-4df5-42d1-94a0-0349dfbc2ce0","resolution":{"observed_at":"2026-08-14T11:50:06.755744Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.706391Z","title":"pagemap, from the userspace perspective","venue":null,"work_id":"4eca3a7d-58c1-4f61-aa48-6a32327315bc","year":2016},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.442852Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:8cacde1e5014c87a1ad6ced2b0baaf004f91670a2d93a76d5a695339cf4ef32d","observation_id":"64753aa8-61d6-433e-9d6f-1938138f24ce","resolution":{"observed_at":"2026-08-14T11:50:06.720696Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.668926Z","title":"Transparent hugepage support","venue":null,"work_id":"0863b65e-2205-4543-aee9-be5506a0b330","year":2017},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.452755Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:b4ccf1c42d62e8e96fb1b6a135787507347c46ca9be8557a7e8eb061b5557a84","observation_id":"7fa27d26-cca6-48e8-b688-1e404a4eb309","resolution":{"observed_at":"2026-08-14T11:50:06.680592Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.640158Z","title":"Supporting superpages in non-contiguous physical memory","venue":null,"work_id":"06f2052a-0ca5-465b-80d4-369443854ef9","year":2015},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.461649Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:21563543de53e866d410a61d426ec66389037176f58e2ea9ed40f1bf61390b35","observation_id":"1a86a62a-ddc8-4217-9198-49cd28f7527d","resolution":{"observed_at":"2026-08-14T11:50:06.651296Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.612779Z","title":"Data tiering in heterogeneous memory systems","venue":null,"work_id":"b818fd6b-0ad2-4c74-bc56-2ca5e799361d","year":2016},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.470049Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:5dd547d4d8b7adde3686a6036c6a5f0fdcfbd53cc82afaf89c5496d4191e4425","observation_id":"9669cba9-df4e-450b-85ed-a60d1edc4e8c","resolution":{"observed_at":"2026-08-14T11:50:06.621183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.574008Z","title":"Devirtualizing memory in heterogeneous systems","venue":null,"work_id":"4fd4ea0c-61d4-4bdf-bfaf-03e2f6bf63fd","year":2018},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.480262Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:9a7330944a186bd29676d5788053a060a33e599e8176e75194b09e06b5487e1d","observation_id":"4e42ff9a-8f26-447c-afa7-564e05fefc8f","resolution":{"observed_at":"2026-08-14T11:50:06.583544Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.545537Z","title":"Spec cpu2006 benchmark descriptions.ACM SIGARCH Computer Architecture News, 34(4):1–17, 2006","venue":null,"work_id":"a99ce262-1015-4057-985e-92ff767f7c84","year":2006},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.489991Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:b71abb7ace95e3b7b2cc22bf69454168e6bbfc6508f6de51ed35b51e08c5e988","observation_id":"2ad13eae-95c8-4b17-94b4-2b370bc2e961","resolution":{"observed_at":"2026-08-14T11:50:06.556822Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.520032Z","title":"Kandiraju and Anand Sivasubramaniam","venue":null,"work_id":"be81eaec-2737-452a-b93c-b56fff3a988a","year":2002},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.499997Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:66f9c4ab922dfa70eb944645ccd91fe84731ce97750c9626393b33fa5a5e3589","observation_id":"0038deea-d90e-4dfa-b5eb-5927d7b91262","resolution":{"observed_at":"2026-08-14T11:50:06.527707Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.490347Z","title":"pvm: persistent virtual memory for efficient capacity scaling and object storage","venue":null,"work_id":"eaeb9466-a1d7-492b-9727-8eddca4ea948","year":2016},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.508312Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:da3a35cb7b93f643b292309d5f61775251b5f7376dcbe37444e8df220754311b","observation_id":"ece4fec5-5f29-4227-83ea-efb7ace40c75","resolution":{"observed_at":"2026-08-14T11:50:06.500204Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.456553Z","title":"Redundant memory mappings for fast access to large memories","venue":null,"work_id":"b17c1f23-6a64-4d4c-8e02-37f20bf37270","year":2015},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.516101Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:da07767e298189c6c2118320b913e8e536f25c7e6062748b331c6e981964cff4","observation_id":"600f2557-7bc7-4649-8074-6ee269119e4f","resolution":{"observed_at":"2026-08-14T11:50:06.465588Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.421649Z","title":"Performance analysis of the memory management unit under scale-out workloads","venue":null,"work_id":"09882ab4-8374-49c1-9021-ccca1df846fb","year":2014},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.525660Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:548c22395dcebf86e4bae46984d0aad6cd8813e4690d89a9489f2e66b8c9d78e","observation_id":"4c4a6a3b-f6c4-44ae-a7f8-09e05577b507","resolution":{"observed_at":"2026-08-14T11:50:06.431382Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.392040Z","title":"Leveraging sharing in second level translation-lookaside buffers for chip multiprocessors","venue":null,"work_id":"84794727-864e-4ff2-bd83-e7c5b6ef2db2","year":2011},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.536039Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:014d9b3935246691e83f162178949335d69d8b3d39451362ee90144b37fe1945","observation_id":"e72f20d5-ebd0-4071-8234-dc2dd65073bc","resolution":{"observed_at":"2026-08-14T11:50:06.401077Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.368680Z","title":"3d-stacked memory architectures for multi-core processors","venue":null,"work_id":"f04d9513-9242-49a1-a17e-f9b666f248a1","year":2008},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.545097Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:f163acbad3bfeb408d83eda73d72f446deed728196e87afabc31a158e88157a1","observation_id":"820f50ca-7f7a-4a04-8d76-97ceeab1c7b4","resolution":{"observed_at":"2026-08-14T11:50:06.375854Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.346292Z","title":"Pin: building customized program analysis tools with dynamic instrumentation","venue":null,"work_id":"ac881ce7-5e50-4087-81f6-fb58e012f9a6","year":2005},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.553314Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:05666615c3350f6d989a92312ad1aaae525e901cb7ff28ef24d3d40b44b31464","observation_id":"a73f198a-26f7-4e11-a906-1cd8e6dde4df","resolution":{"observed_at":"2026-08-14T11:50:06.352097Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.322307Z","title":null,"venue":null,"work_id":"d8f26e0b-00e7-41bf-b24f-01f1f3c83ba4","year":2017},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.561552Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:69de71020dc92999e82483ca7932460ec4d866e060581fe6988ec04e097ae71c","observation_id":"25ff29e3-13c0-4f4f-81cc-b4a71288fca0","resolution":{"observed_at":"2026-08-14T11:50:06.330934Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.301565Z","title":"Practical, transparent operating system support for superpages.ACM SIGOPS Operating Systems Review, 36(SI):89–104, 2002","venue":null,"work_id":"18226d47-8365-4216-ad18-0937e99617b8","year":2002},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.574591Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:55de95bb3604fbccb5aa4d09514bcc480faeda3429d1e59623ff9f850c41d916","observation_id":"6390896c-3d9f-489e-bd1f-2998d19593d6","resolution":{"observed_at":"2026-08-14T11:50:06.307588Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.280807Z","title":"Border control: Sandboxing accelerators","venue":null,"work_id":"7bdd70e2-2dc4-4dc2-98e4-2ccb990b6641","year":2015},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.580367Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:fc94d714e15abfeefcedfb7e58ca58e17f00f9d5b90e3e83c1cfea7506281871","observation_id":"3da2e2b6-2e8a-4412-9cc6-1b2b1ffe16bf","resolution":{"observed_at":"2026-08-14T11:50:06.286759Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.263308Z","title":"Prediction-based superpage-friendly tlb designs","venue":null,"work_id":"2e6911ad-73cf-492f-b7ea-1c500603510b","year":2015},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.593082Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:8c42ae2a1899bdfa27f9caf19abec1b5cf9678d6f1481c87b397498de08712ed","observation_id":"09a7dbba-e7c9-4a17-8ad2-ca07af5e03fb","resolution":{"observed_at":"2026-08-14T11:50:06.269078Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.242022Z","title":"Efficient synonym fil- tering and scalable delayed translation for hybrid virtual caching","venue":null,"work_id":"99c204d3-0c0c-4131-bb77-f3250a27c62c","year":2016},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.601971Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:3c02b89f69fa3fd715d06060c5306990dd086f65bd60c97505ee4f6ca9aa089f","observation_id":"7fbb2915-cc4c-43b9-9197-3318eae94e47","resolution":{"observed_at":"2026-08-14T11:50:06.247701Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.222639Z","title":"Hybrid tlb coalescing: Improving tlb translation coverage under diverse fragmented memory allocations","venue":null,"work_id":"d5008694-47ea-4400-92b1-ba4e3972e5f3","year":2017},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.609944Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:6ab0169c71bb1392155654e7abeb74901fc74efbadc43352b50cd5319fac8af9","observation_id":"327fa961-810d-4917-a44f-b907c95cb330","resolution":{"observed_at":"2026-08-14T11:50:06.229263Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.192165Z","title":"Hybrid memory cube (hmc)","venue":null,"work_id":"15a487a1-77cb-4944-9389-343d6a5ab7bc","year":2011},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.616356Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:166b4a784a1a83e965f8ed34eb829bd5a9fa3b5b287070bcb9ce0714658fe4c0","observation_id":"eb418e8f-a767-488f-88d1-79f458399a51","resolution":{"observed_at":"2026-08-14T11:50:06.200026Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.140805Z","title":"Increas- ing tlb reach by exploiting clustering in page translations","venue":null,"work_id":"b82a8853-5837-42db-b07d-b63646106709","year":2014},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.625538Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:1b5feb2714fc1df4c06d40c97c1463819aac5178cf71ac13bebdd958db78ad55","observation_id":"a6e61ec4-fefe-4003-901e-f347f83d5228","resolution":{"observed_at":"2026-08-14T11:50:06.147301Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.105616Z","title":"Colt: Coalesced large-reach tlbs","venue":null,"work_id":"514c6c02-b498-4db9-b9d9-a4eb4e1a5560","year":2012},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.633453Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:c29b8e8999391fd8192a75a14c2108e1d5aa06c40b31ca3b4a62e159fe5633d4","observation_id":"1b8bd30c-5612-4cb6-b69f-f65096dff0af","resolution":{"observed_at":"2026-08-14T11:50:06.120020Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.072812Z","title":null,"venue":null,"work_id":"933eae75-bfeb-4fa8-a9ec-3b6759f7c53c","year":2015},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.645661Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:4c6c86f6b6bc5c6441fff91a31b63625d012cf58cf2f6ce0fcb4e79ff1e89878","observation_id":"3a5e64e2-9f23-4b89-82cb-365a292f2dda","resolution":{"observed_at":"2026-08-14T11:50:06.083951Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.029901Z","title":"Scalable high performance main memory system using phase-change memory technology","venue":null,"work_id":"675f9202-154c-4ff5-9f14-89a1b9696663","year":2009},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.656208Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:1871a8db85e1e78e794f37ebc0a885ed0b71433db462b17cd53f2f7beabc5850","observation_id":"f3f31725-0c4d-462e-ab75-c0f452fa663a","resolution":{"observed_at":"2026-08-14T11:50:06.044115Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:06.002692Z","title":"Recency-based tlb preloading","venue":null,"work_id":"cc98bd7f-0ce3-44a1-ab20-2f9e2e79f710","year":2000},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.668002Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:b801d2bdb3582e5f2c6c7a94a3eacc75c48eaf15b969d2a58df2569da0f73d7b","observation_id":"7215d18d-9270-48d4-9d71-102f2555f464","resolution":{"observed_at":"2026-08-14T11:50:06.012266Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:05.968562Z","title":"Synergistic tlbs for high perfor- mance address translation in chip multiprocessors","venue":null,"work_id":"65d5887c-d509-4ce6-a461-17bb82769ec0","year":2010},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.687484Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:dbfca75747d77ea08334aa0b6ec6051488ab6baa78e03abcf71f25e02f4ce9b9","observation_id":"3c3910b6-8084-4085-a3e3-fbd2a82e1277","resolution":{"observed_at":"2026-08-14T11:50:05.975494Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:05.937760Z","title":"Recency-based tlb preload- ing","venue":null,"work_id":"a9ea3ea2-9e5d-452b-b70e-3c45a6e9e2b1","year":2000},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.696662Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:a9a47dcdf942cc0e54421beb2e44e582cc5c83e274e6b69a508d660e089827e8","observation_id":"cb8814e0-3215-408a-b131-bbea7f8d7e11","resolution":{"observed_at":"2026-08-14T11:50:05.948890Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:05.898012Z","title":"Surpassing the TLB performance of superpages with less operating system support , volume 29","venue":null,"work_id":"4664a714-4222-4f54-aeb1-2569ab87be3e","year":1994},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.705144Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:1aa950df4ac40094f4ab5833ca9cf4256f66d32b5877843d9e51488acab15ced","observation_id":"0bef674d-1e07-4e82-af62-36c38efc0307","resolution":{"observed_at":"2026-08-14T11:50:05.911014Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:05.862479Z","title":"Translation ranger: operating system support for contiguity-aware tlbs","venue":null,"work_id":"b8eb7aa5-24dc-4c6a-89da-685329318e05","year":null},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.711869Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:1336910b8e9bb2867258f64404ed347ff746d71004c61069b17136606adbe8e9","observation_id":"26f8c231-b697-446c-9127-038be804f071","resolution":{"observed_at":"2026-08-14T11:50:05.872991Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:05.827542Z","title":"Revisiting virtual l1 caches: A practical design using dynamic synonym remapping","venue":null,"work_id":"3b8c3afa-eeab-49be-8384-5b2ef903e81c","year":2016},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.721709Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:91e5a0f0012407491550d1651dcc0af071a1018c2cac1a38c4cad0f149722150","observation_id":"f1dc8375-84d0-482e-889a-7271ddbdc0dc","resolution":{"observed_at":"2026-08-14T11:50:05.835656Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:50:05.786684Z","title":"Enigma: architectural and operating system support for reducing the impact of address translation","venue":null,"work_id":"36519a97-db0f-48cb-bfe1-28abae88e764","year":2010},"citing_paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-14T11:50:05.732147Z"},"links":{"citing_paper":"/paper/1908.08774"},"observation_digest":"sha256:27c6169d67d69998ac2f9f9bb2c1bf6d0f04832f340a6921b0dd0227ac4685f8","observation_id":"ec95c29d-d484-4aae-92f2-d3147ba6e70b","resolution":{"observed_at":"2026-08-14T11:50:05.797728Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.08774","last_updated":"2019-12-02T22:21:59Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-16T08:19:21.438867Z","submitted_at":"2019-08-22T11:34:43Z","title":"Coalesced TLB to Exploit Diverse Contiguity of Memory Mapping"},"reference_resolution":{"displayed":42,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":3,"verified_exact":0,"verified_fuzzy":39},"total_outbound_references":42},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 42 of 42 outbound references and 0 inbound Pith citation observations for arXiv:1908.08774."}