{"as_of":"2026-08-16T22:53:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:96d4780ff3e0fa78f3304ad31ffc3df38f9ff2a770575a45ef51739f2054f189","coverage":[{"denominator":17,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":17,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T11:23:59.015771Z","state":"measured"},{"denominator":17,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":17,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/1908.10674/citation-record","integrity":"/paper/1908.10674/integrity","json":"/paper/1908.10674/citation-record.json","paper":"/paper/1908.10674"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.352071Z","title":"Human Resource and Skill Requirements in the Electronics and IT Hardware Sector (2013-17, 2017-22),","venue":null,"work_id":"be1bd761-ad08-440f-9ba9-dc7d94052d6f","year":2013},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.925149Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:07adb1df7326dcc375cb22f710104a8345d65780b0ce55a4cc067c33961e736b","observation_id":"1b4bccd3-8b57-425b-94ca-435a9a415713","resolution":{"observed_at":"2026-08-14T11:23:59.357734Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.334155Z","title":"Indian Electronics and IT Industry - An Overview,","venue":null,"work_id":"4f81dbb3-664c-4973-8c7f-491d7339d884","year":2007},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.931186Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:2f5082197d01e1ae5c0ee28b82d3aefbb0a09007d531b5bf9ff9cfed3192b122","observation_id":"e473aef6-4676-4c78-b9a4-21d09065d9bb","resolution":{"observed_at":"2026-08-14T11:23:59.339586Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.312644Z","title":"Innovation in the Indian Semiconductor Industry: The C hallenge of Sectoral Deepening,","venue":null,"work_id":"b88750a6-ae27-435b-984b-8ab5f4c19a82","year":2009},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.936870Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:f5a351ba57ede4e0a2a59d42d8fe3ed35bddd427846c123158955dee8501f524","observation_id":"08d0158b-795c-417f-be55-c4bbdc21342e","resolution":{"observed_at":"2026-08-14T11:23:59.322174Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.291460Z","title":"of India","venue":null,"work_id":"bb9e6509-9a83-4d2c-bc08-97aacd25dc73","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.942261Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:a481e17c7482b14a0da659ab3ea46ce19821572799d2d6d13778a7e15c3ea13a","observation_id":"2342793e-b510-4f1a-ba44-d962205c6ca8","resolution":{"observed_at":"2026-08-14T11:23:59.297448Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.272434Z","title":"http://www.scl.gov.in/cmos_fab_facility.html","venue":null,"work_id":"d2996173-b8dd-4695-b3c3-fc0fb3a2d774","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.947110Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:97f79e7a2129a7206a96ac1050bd174badf8d5ae2b434a9507665afc36d23096","observation_id":"38d5f359-a4f0-4833-b0b6-2cbef8f28f1c","resolution":{"observed_at":"2026-08-14T11:23:59.278588Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.255745Z","title":"Name: DRS2_0018SL_SCL, SCL, Chandigarh","venue":null,"work_id":"33b957a9-8431-4f8e-b02f-c0b0ad05fb27","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.952628Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:68a7a5dda8fb26bd739ff90d9a404080bf53f277a587942a71a388a9fdae3a16","observation_id":"f1d9208d-4f07-47d6-8a5a-5d4c4e00c348","resolution":{"observed_at":"2026-08-14T11:23:59.261318Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.240001Z","title":"https://www.isro.gov.in/research-and- academia-interface","venue":null,"work_id":"7e4ae881-4237-472c-a85b-ee031c276aa0","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.958112Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:0911d5a87c2c058290039e7868e2cec50cabf42235c7859c8481752475a4694e","observation_id":"c1f2a89c-005e-488c-b6e2-97486a201aa5","resolution":{"observed_at":"2026-08-14T11:23:59.245012Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.223788Z","title":"https://phd.medialabasia.in","venue":null,"work_id":"1e286a48-7232-49e2-8a45-a5a00f7fbda6","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.963166Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:32c8d59f310fe5ffb44cf3130b6bd60d7c21ab07be076a09ba91a2cf4ee0ac7c","observation_id":"58682eb9-ae15-4bc0-a70b-c59ec1ff6a8c","resolution":{"observed_at":"2026-08-14T11:23:59.229780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.207851Z","title":"of India","venue":null,"work_id":"d0055349-36a2-4098-a74b-59980f35c612","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.967764Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:8b9b0d90c49814dc460617e7b85f57f008b1d98592de70f6f22e77a104f255e7","observation_id":"87789c1b-27b3-43ba-b1fe-be54432b6fb5","resolution":{"observed_at":"2026-08-14T11:23:59.213107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.188923Z","title":null,"venue":null,"work_id":"ae96d10d-ae5f-475d-ba00-491b54aa46d5","year":2013},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.973972Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:a097bb26f5c0f8a0510ffbfb1a5d2acc99da1a7c6e702aff5e40ad1c734c094c","observation_id":"fbbe2145-faa9-43cc-aa19-3d461f9cebd8","resolution":{"observed_at":"2026-08-14T11:23:59.195427Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.172544Z","title":null,"venue":null,"work_id":"49b10899-7d88-40b1-b324-2c8d857035bd","year":2013},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.980108Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:f81fbb5d70e171250e8a4c6bfebf8b68085f44d33d610012944936bc8f591f86","observation_id":"9ed24e10-923f-4ff0-9efa-2f3fd8ecb9f0","resolution":{"observed_at":"2026-08-14T11:23:59.177691Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.153463Z","title":null,"venue":null,"work_id":"d998aaca-0cc0-4f5b-b349-ee862f81119a","year":2010},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.985207Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:b8baefe612f883103d29b9aaca1be0c0433b67ffdcf0ea284560364752f3ef1a","observation_id":"eda5dcc7-adce-488b-814f-26a677cafe16","resolution":{"observed_at":"2026-08-14T11:23:59.160324Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.136064Z","title":null,"venue":null,"work_id":"7ee69f9b-c6e8-452f-8435-e8b1e9b500d6","year":2011},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.991207Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:2aa9937c5c728ec10e4d6536f2e77ee1f7e7b528a7dcb22fdb5b053ea2e394b4","observation_id":"98792e58-8720-410d-84f1-72caf762db04","resolution":{"observed_at":"2026-08-14T11:23:59.140917Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.119460Z","title":null,"venue":null,"work_id":"a671316e-28fc-4d4b-a36d-66788aaf39d9","year":2013},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:58.999574Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:87e108e48d9a0fd95f1cf08fb6e564aff01ac00b43935c0e5b7b760fc80272b8","observation_id":"0a9e483c-81f6-413b-bbf3-b7e9242e6ad4","resolution":{"observed_at":"2026-08-14T11:23:59.124663Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.098753Z","title":"1.0, 2003","venue":null,"work_id":"982b34de-4904-465f-982c-39252196092a","year":2003},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:59.004862Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:f5148b3cb901b40bb09eed72ad5d8dafda1c9ce5d3b3430fd3d37a84783d8fc3","observation_id":"55dedb7b-30c8-4aeb-9855-178e216bba24","resolution":{"observed_at":"2026-08-14T11:23:59.104775Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.077289Z","title":"Name: DR2_0018_SL, SCL, Chandigarh","venue":null,"work_id":"52633ef5-8d91-4892-bb82-08b8a92dd5df","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:59.010591Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:94b479cc471dfe74f7d2f3b4e6d98c15c3a8db0888a274cd3877cb3f5c107f19","observation_id":"6413b93d-a0d9-4a2d-933b-15015c65a813","resolution":{"observed_at":"2026-08-14T11:23:59.083244Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T11:23:59.055762Z","title":"https://www.mosis.com/pages/ support/submit/term_chksum","venue":null,"work_id":"d719931f-6ce0-4ea4-be2e-de4448f18eac","year":null},"citing_paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T11:23:59.015771Z"},"links":{"citing_paper":"/paper/1908.10674"},"observation_digest":"sha256:0fd94a21111df7cba977f917f3078d3a37dc0b160ffd251d9cbe8d7ffb32165f","observation_id":"8cae7393-9979-4b48-a743-5ec5d7efa20d","resolution":{"observed_at":"2026-08-14T11:23:59.065795Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"1908.10674","last_updated":"2019-08-24T12:54:37Z","latest_version":1,"primary_category":"eess.SP","snapshot_observed_at":"2026-08-16T05:23:16.406811Z","submitted_at":"2019-08-24T12:54:37Z","title":"From design to tape-out in SCL 180nm CMOS integrated circuit fabrication technology"},"reference_resolution":{"displayed":17,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":5,"verified_exact":0,"verified_fuzzy":12},"total_outbound_references":17},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 17 of 17 outbound references and 0 inbound Pith citation observations for arXiv:1908.10674."}