{"as_of":"2026-08-08T04:41:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:255031fa5bea6a01de77759cc82d31adbd0da0f30a97a5dd0dbb566cc4fac3db","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T14:49:56.601189Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T14:49:56.776182Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2010.02075","last_updated":"2020-10-05T15:12:52Z","snapshot_observed_at":"2026-07-06T10:01:35.418341Z","submitted_at":"2020-10-05T15:12:52Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators","version":1},"cited_work":{"arxiv_id":"2010.02075","doi":null,"metadata_source":"pith","pith_arxiv_id":"2010.02075","snapshot_observed_at":"2026-08-06T14:49:56.776182Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators","venue":"cs.LG","work_id":"f39907ff-0944-4b60-9013-f2ea626cc74b","year":2020},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.601189Z"},"links":{"cited_paper":"/paper/2010.02075","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:8d7699da7dcbb99d3a0a4ac58bda09546f0b7a3b1f1ef386baae9d87cb993308","observation_id":"87cb526e-9d16-4257-97e7-224704e1575f","resolution":{"observed_at":"2026-08-06T14:49:56.781160Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2010.02075/citation-record","integrity":"/paper/2010.02075/integrity","json":"/paper/2010.02075/citation-record.json","paper":"/paper/2010.02075"},"outbound":[],"paper":{"arxiv_id":"2010.02075","last_updated":"2020-10-05T15:12:52Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-07-06T10:01:35.418341Z","submitted_at":"2020-10-05T15:12:52Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2010.02075."}