{"as_of":"2026-07-23T07:35:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9299fe63dd538fdc9e9cd532e0ee21712c8568748694732e8343fab6fcb870b8","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-07-23T06:31:01.910684+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-06-28T12:11:38.789928Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-02T01:16:25.115832Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2104.03142","last_updated":"2021-04-07T14:17:32Z","snapshot_observed_at":"2026-07-06T10:57:17.838513Z","submitted_at":"2021-04-07T14:17:32Z","title":"A matrix math facility for Power ISA(TM) processors","version":1},"cited_work":{"arxiv_id":"2104.03142","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2104.03142","snapshot_observed_at":"2026-07-02T01:16:25.115832Z","title":"A matrix math facility for power isa (tm) processors,","venue":null,"work_id":"6c154229-ecb9-4201-b113-3108adf35dd5","year":2021},"citing_paper":{"arxiv_id":"2604.11615","last_updated":"2026-04-13T15:21:55Z","snapshot_observed_at":"2026-07-06T22:59:59.220594Z","submitted_at":"2026-04-13T15:21:55Z","title":"CUTEv2: Unified and Configurable Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-10T14:56:40.444674Z"},"links":{"cited_paper":"/paper/2104.03142","citing_paper":"/paper/2604.11615"},"observation_digest":"sha256:cf662dfab7fe5925e81a611caca53781f883380caf2c07fe5770377dd38896d4","observation_id":"e6ebe236-58a0-47fa-964f-c5d2b5b2f5bf","resolution":{"observed_at":"2026-05-11T11:26:01.564606Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-07-23T06:31:01.910684+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-07-23T06:31:01.910684+00:00","source":"crossref"},{"observed_at":"2026-07-23T06:30:56.940895+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2104.03142","last_updated":"2021-04-07T14:17:32Z","snapshot_observed_at":"2026-07-06T10:57:17.838513Z","submitted_at":"2021-04-07T14:17:32Z","title":"A matrix math facility for Power ISA(TM) processors","version":1},"cited_work":{"arxiv_id":"2104.03142","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2104.03142","snapshot_observed_at":"2026-07-02T01:16:25.115832Z","title":"A matrix math facility for power isa (tm) processors,","venue":null,"work_id":"6c154229-ecb9-4201-b113-3108adf35dd5","year":2021},"citing_paper":{"arxiv_id":"2606.02333","last_updated":"2026-06-01T14:44:05Z","snapshot_observed_at":"2026-07-06T23:42:44.661608Z","submitted_at":"2026-06-01T14:44:05Z","title":"O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-06-28T12:11:38.789928Z"},"links":{"cited_paper":"/paper/2104.03142","citing_paper":"/paper/2606.02333"},"observation_digest":"sha256:fe9d2e0e9c5f9710bf3f803f16cb0ead7c85da48d1a38489f9928501949b736b","observation_id":"b7440612-4b7f-4ad4-9c7f-0ab12b3112f4","resolution":{"observed_at":"2026-07-02T01:16:25.117479Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-07-23T06:31:01.910684+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-07-23T06:31:01.910684+00:00","source":"crossref"},{"observed_at":"2026-07-23T06:30:56.940895+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2104.03142/citation-record","integrity":"/paper/2104.03142/integrity","json":"/paper/2104.03142/citation-record.json","paper":"/paper/2104.03142"},"outbound":[],"paper":{"arxiv_id":"2104.03142","last_updated":"2021-04-07T14:17:32Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T10:57:17.838513Z","submitted_at":"2021-04-07T14:17:32Z","title":"A matrix math facility for Power ISA(TM) processors"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-07-23T06:31:01.910684+00:00","source":"crossref"},{"observed_at":"2026-07-23T06:30:56.940895+00:00","source":"retraction_watch"}],"thesis":"As of 23 July 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2104.03142."}