{"as_of":"2026-08-21T00:02:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:c2cba9eb260885c9bac0db93784cb9f79e1298d1bc1ab9de227a8df9f85fa3ee","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T20:34:48.798579Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-10T20:34:48.895044Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2201.06993","last_updated":"2022-05-26T14:38:38Z","snapshot_observed_at":"2026-08-20T21:00:25.773075Z","submitted_at":"2022-01-18T13:59:22Z","title":"Spiker: an FPGA-optimized Hardware acceleration for Spiking Neural Networks","version":3},"cited_work":{"arxiv_id":"2201.06993","doi":null,"metadata_source":"pith","pith_arxiv_id":"2201.06993","snapshot_observed_at":"2026-08-10T20:34:48.895044Z","title":"Spiker: an FPGA-optimized Hardware acceleration for Spiking Neural Networks","venue":"cs.NE","work_id":"adb11614-ab06-4e6c-89ae-1237d5ac8111","year":2022},"citing_paper":{"arxiv_id":"2501.07952","last_updated":"2025-01-14T09:09:08Z","snapshot_observed_at":"2026-08-20T02:48:19.037615Z","submitted_at":"2025-01-14T09:09:08Z","title":"Spiking Neural Network Accelerator Architecture for Differential-Time Representation using Learned Encoding","version":1},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-10T20:34:48.798579Z"},"links":{"cited_paper":"/paper/2201.06993","citing_paper":"/paper/2501.07952"},"observation_digest":"sha256:2b3ef73db1903e6a06d030af88da4c14c55c4193fafd4b082561e5f0bdaa1fae","observation_id":"e332128e-b61c-48ff-a412-f0534366bac9","resolution":{"observed_at":"2026-08-10T20:34:48.899278Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2201.06993/citation-record","integrity":"/paper/2201.06993/integrity","json":"/paper/2201.06993/citation-record.json","paper":"/paper/2201.06993"},"outbound":[],"paper":{"arxiv_id":"2201.06993","last_updated":"2022-05-26T14:38:38Z","latest_version":3,"primary_category":"cs.NE","snapshot_observed_at":"2026-08-20T21:00:25.773075Z","submitted_at":"2022-01-18T13:59:22Z","title":"Spiker: an FPGA-optimized Hardware acceleration for Spiking Neural Networks"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2201.06993."}