{"as_of":"2026-08-12T04:39:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:18eff9e9500fb4dcada1507fb3e93f8fe0d3af4d117d8828a8c0eb95f4c82e7b","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T21:17:54.084352Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-10T21:17:54.173816Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2304.06745","last_updated":"2023-04-13T18:00:01Z","snapshot_observed_at":"2026-07-06T15:15:30.340543Z","submitted_at":"2023-04-13T18:00:01Z","title":"End-to-end codesign of Hessian-aware quantized neural networks for FPGAs and ASICs","version":1},"cited_work":{"arxiv_id":"2304.06745","doi":null,"metadata_source":"pith","pith_arxiv_id":"2304.06745","snapshot_observed_at":"2026-08-10T21:17:54.173816Z","title":"End-to-end codesign of Hessian-aware quantized neural networks for FPGAs and ASICs","venue":"cs.LG","work_id":"b6648ca4-af46-4189-8be2-dcf9febb01f3","year":2023},"citing_paper":{"arxiv_id":"2501.05515","last_updated":"2025-01-09T19:00:03Z","snapshot_observed_at":"2026-08-11T18:22:30.104869Z","submitted_at":"2025-01-09T19:00:03Z","title":"Neural Architecture Codesign for Fast Physics Applications","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-10T21:17:54.084352Z"},"links":{"cited_paper":"/paper/2304.06745","citing_paper":"/paper/2501.05515"},"observation_digest":"sha256:948ae207842dc083e208dff383f292d83d153ed20b4e5767f311908987a25aac","observation_id":"2cde00c4-6893-4046-954f-71a739ddd268","resolution":{"observed_at":"2026-08-10T21:17:54.179075Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2304.06745","last_updated":"2023-04-13T18:00:01Z","snapshot_observed_at":"2026-07-06T15:15:30.340543Z","submitted_at":"2023-04-13T18:00:01Z","title":"End-to-end codesign of Hessian-aware quantized neural networks for FPGAs and ASICs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2304.06745","snapshot_observed_at":"2026-08-03T23:44:04.839552Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2511.05615","last_updated":"2025-11-06T17:18:13Z","snapshot_observed_at":"2026-08-04T11:17:56.606296Z","submitted_at":"2025-11-06T17:18:13Z","title":"wa-hls4ml: A Benchmark and Surrogate Models for hls4ml Resource and Latency Estimation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-03T23:44:04.839552Z"},"links":{"cited_paper":"/paper/2304.06745","citing_paper":"/paper/2511.05615"},"observation_digest":"sha256:47b72f79ee42c51c951978a740968f1c676fba1a3a34608b0aaeafeb6cc8837b","observation_id":"c44bb760-c89d-4be9-ae28-4ed2664848e0","resolution":{"observed_at":"2026-08-03T23:44:04.839552Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2304.06745/citation-record","integrity":"/paper/2304.06745/integrity","json":"/paper/2304.06745/citation-record.json","paper":"/paper/2304.06745"},"outbound":[],"paper":{"arxiv_id":"2304.06745","last_updated":"2023-04-13T18:00:01Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-07-06T15:15:30.340543Z","submitted_at":"2023-04-13T18:00:01Z","title":"End-to-end codesign of Hessian-aware quantized neural networks for FPGAs and ASICs"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2304.06745."}