{"as_of":"2026-08-08T01:55:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:1d9de4a1b5c582942fea719999b6aa7d0aa1e54e90289714c0ebbfdad3d64328","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T20:43:13.097994Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-06-29T18:53:51.308175Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2304.13840","snapshot_observed_at":"2026-08-04T20:43:13.097994Z","title":"A deep learning framework for verilog autocompletion towards design and verification automation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2509.08416","last_updated":"2025-09-10T09:00:32Z","snapshot_observed_at":"2026-08-08T00:22:54.775133Z","submitted_at":"2025-09-10T09:00:32Z","title":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-04T20:43:13.097994Z"},"links":{"cited_paper":"/paper/2304.13840","citing_paper":"/paper/2509.08416"},"observation_digest":"sha256:73b076624289e23f65e307ec243c9b5e0730590174bbe2ebd20c2ed6f9b218b6","observation_id":"a42ed1ab-3222-47a1-a07e-ef6f8639baf4","resolution":{"observed_at":"2026-08-04T20:43:13.097994Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","version":2},"cited_work":{"arxiv_id":"2304.13840","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2304.13840","snapshot_observed_at":"2026-06-29T18:53:51.308175Z","title":"A deep learning framework for verilog autocompletion towards design and verification automation","venue":null,"work_id":"75b19e1f-adb1-45fa-a538-f62e0deba90e","year":2023},"citing_paper":{"arxiv_id":"2604.18162","last_updated":"2026-04-20T12:25:49Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-20T12:25:49Z","title":"VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T04:04:47.376762Z"},"links":{"cited_paper":"/paper/2304.13840","citing_paper":"/paper/2604.18162"},"observation_digest":"sha256:4d9e49f562de47ada01be90b51582828db77876fafd6725cb56738b5595232f8","observation_id":"32acace1-6ab7-4fd9-be51-dd70500f2f90","resolution":{"observed_at":"2026-05-11T12:11:06.977926Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","version":2},"cited_work":{"arxiv_id":"2304.13840","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2304.13840","snapshot_observed_at":"2026-06-29T18:53:51.308175Z","title":"A deep learning framework for verilog autocompletion towards design and verification automation","venue":null,"work_id":"75b19e1f-adb1-45fa-a538-f62e0deba90e","year":2023},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-07-06T23:36:20.072253Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2304.13840","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:b51c8e989d29fe97f9d927b687a60f6ec49114902cdbf0819ebdaa210142d21d","observation_id":"f5775942-b303-4781-8ce7-3ccc798239c8","resolution":{"observed_at":"2026-06-29T18:53:51.310694Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2304.13840","snapshot_observed_at":"2026-08-02T07:12:16.918016Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T21:50:53.523031Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:16.918016Z"},"links":{"cited_paper":"/paper/2304.13840","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:79feb784de43bbafd40909774182194ddeea426b9fcc6ea4d2229d4cf86ab10c","observation_id":"360329f0-ddec-4902-8442-1b74967c8651","resolution":{"observed_at":"2026-08-02T07:12:16.918016Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2304.13840/citation-record","integrity":"/paper/2304.13840/integrity","json":"/paper/2304.13840/citation-record.json","paper":"/paper/2304.13840"},"outbound":[],"paper":{"arxiv_id":"2304.13840","last_updated":"2023-06-07T09:33:04Z","latest_version":2,"primary_category":"cs.LG","snapshot_observed_at":"2026-07-06T15:20:29.154658Z","submitted_at":"2023-04-26T21:56:03Z","title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2304.13840."}