{"as_of":"2026-08-09T07:18:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:3ca480c89bb4b319304259a97d00017c962e694bd43f20ba36d609694c8d5c8f","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T13:27:38.377421Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T18:16:30.548575Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2305.05581","last_updated":"2023-05-09T16:15:07Z","snapshot_observed_at":"2026-07-06T15:25:08.896707Z","submitted_at":"2023-05-09T16:15:07Z","title":"Massively Parallel Tensor Network State Algorithms on Hybrid CPU-GPU Based Architectures","version":1},"cited_work":{"arxiv_id":"2305.05581","doi":"10.48550/arxiv.2305.05581","metadata_source":"pith","pith_arxiv_id":"2305.05581","snapshot_observed_at":"2026-08-06T18:16:30.548575Z","title":"Massively Parallel Tensor Network State Algorithms on Hybrid CPU-GPU Based Architectures","venue":"quant-ph","work_id":"b69d33df-cb05-49f3-8921-2a6d3b97809d","year":2023},"citing_paper":{"arxiv_id":"2507.20667","last_updated":"2025-07-28T09:43:01Z","snapshot_observed_at":"2026-08-06T13:27:37.137091Z","submitted_at":"2025-07-28T09:43:01Z","title":"Optimizing Tensor Network Partitioning using Simulated Annealing","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T13:27:38.377421Z"},"links":{"cited_paper":"/paper/2305.05581","citing_paper":"/paper/2507.20667"},"observation_digest":"sha256:44fc60982a934cffc5ed0130e7a1023c2f4156dfae649fb9aa40c14516c1afbc","observation_id":"b937e849-4858-4616-90ac-a7135a68b292","resolution":{"observed_at":"2026-08-06T13:27:38.694781Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2305.05581/citation-record","integrity":"/paper/2305.05581/integrity","json":"/paper/2305.05581/citation-record.json","paper":"/paper/2305.05581"},"outbound":[],"paper":{"arxiv_id":"2305.05581","last_updated":"2023-05-09T16:15:07Z","latest_version":1,"primary_category":"quant-ph","snapshot_observed_at":"2026-07-06T15:25:08.896707Z","submitted_at":"2023-05-09T16:15:07Z","title":"Massively Parallel Tensor Network State Algorithms on Hybrid CPU-GPU Based Architectures"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2305.05581."}