{"as_of":"2026-08-09T16:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a07b60b341a3ddb9e023b6f9841971168f554a5d26c2544ac030dfb44cf9d79e","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T13:08:09.244200Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-02T16:37:09.279396Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2306.11148","last_updated":"2023-06-19T20:10:23Z","snapshot_observed_at":"2026-07-06T15:44:19.958726Z","submitted_at":"2023-06-19T20:10:23Z","title":"From array algebra to energy efficiency on GPUs: Data and hardware shapes with dimension-lifting to optimize memory-processor layouts","version":1},"cited_work":{"arxiv_id":"2306.11148","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2306.11148","snapshot_observed_at":"2026-07-02T16:37:09.279396Z","title":"From array algebra to energy efficiency on GPUs","venue":null,"work_id":"5a3ed4b1-5678-46b6-848c-64a40a101e32","year":2023},"citing_paper":{"arxiv_id":"2606.07713","last_updated":"2026-06-05T14:44:49Z","snapshot_observed_at":"2026-07-06T23:47:19.773490Z","submitted_at":"2026-06-05T14:44:49Z","title":"Attention at the Theoretical Minimum: A Mathematics of Arrays Framework for Memory-Optimal Transformer Kernels","version":1},"reference_index":16,"source":"arxiv_source","source_observed_at":"2026-06-27T22:32:56.444150Z"},"links":{"cited_paper":"/paper/2306.11148","citing_paper":"/paper/2606.07713"},"observation_digest":"sha256:bfa5f0b79c20948754e51d07e2023aacea6ee6826235c76c85291348ea2e3ae3","observation_id":"de69877b-f1c1-409c-9965-6f0457587a40","resolution":{"observed_at":"2026-07-02T16:37:09.280982Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2306.11148","last_updated":"2023-06-19T20:10:23Z","snapshot_observed_at":"2026-07-06T15:44:19.958726Z","submitted_at":"2023-06-19T20:10:23Z","title":"From array algebra to energy efficiency on GPUs: Data and hardware shapes with dimension-lifting to optimize memory-processor layouts","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2306.11148","snapshot_observed_at":"2026-08-01T13:08:09.244200Z","title":"From Array Algebra to Energy Effi- ciency on GPUs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.19456","last_updated":"2026-07-21T15:50:28Z","snapshot_observed_at":"2026-08-04T23:13:05.102371Z","submitted_at":"2026-07-21T15:50:28Z","title":"MoA-Structured Decode Attention DNF Derivation, KV-Cache Accumulation, GQA/MQA, and OpenACC Kernel","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-01T13:08:09.244200Z"},"links":{"cited_paper":"/paper/2306.11148","citing_paper":"/paper/2607.19456"},"observation_digest":"sha256:7c1fefe66a049133882eb7e89737b47731b399ddc6b1a2a7b90d3bb52fac7237","observation_id":"306f19b5-495c-4b38-878b-a6ebb799696a","resolution":{"observed_at":"2026-08-01T13:08:09.244200Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2306.11148/citation-record","integrity":"/paper/2306.11148/integrity","json":"/paper/2306.11148/citation-record.json","paper":"/paper/2306.11148"},"outbound":[],"paper":{"arxiv_id":"2306.11148","last_updated":"2023-06-19T20:10:23Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-07-06T15:44:19.958726Z","submitted_at":"2023-06-19T20:10:23Z","title":"From array algebra to energy efficiency on GPUs: Data and hardware shapes with dimension-lifting to optimize memory-processor layouts"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2306.11148."}