{"as_of":"2026-08-15T17:54:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ed0149cb07d3b2205ea4131309fe53f8ebe9759305be59fbe1e3fc4d956d1221","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":13,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":13,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":13,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":13,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T17:20:07.038047Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T18:45:58.323304Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-08-12T13:27:04.792249Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.16238","last_updated":"2024-11-25T09:53:35Z","snapshot_observed_at":"2026-08-14T07:27:51.469637Z","submitted_at":"2024-11-25T09:53:35Z","title":"UVLLM: An Automated Universal RTL Verification Framework using LLMs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T13:27:04.792249Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2411.16238"},"observation_digest":"sha256:4f57e9cc8e97b92e8eb99cd719cd95e67b5af4e22fd802537cfdc4b89c544002","observation_id":"c7438387-f811-450c-aceb-2221d9541330","resolution":{"observed_at":"2026-08-12T13:27:04.792249Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2504.19959","last_updated":"2026-04-07T03:41:33Z","snapshot_observed_at":"2026-08-13T04:50:21.696430Z","submitted_at":"2025-04-28T16:33:08Z","title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","version":4},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-22T17:58:45.319714Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2504.19959"},"observation_digest":"sha256:a2ce6766c0820c33d21d7099a9ee221879bb105f6ca48088cb28f3095928832b","observation_id":"6d45cf80-f53d-4258-b6a2-216737f0f3f4","resolution":{"observed_at":"2026-05-22T18:01:54.476323Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-08-07T04:31:18.492402Z","title":"Thakur, B","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.10501","last_updated":"2025-06-18T06:29:15Z","snapshot_observed_at":"2026-08-09T08:43:10.808024Z","submitted_at":"2025-06-12T09:02:20Z","title":"BugGen: A Self-Correcting Multi-Agent LLM Pipeline for Realistic RTL Bug Synthesis","version":2},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-07T04:31:18.492402Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2506.10501"},"observation_digest":"sha256:55ff1989d91901495a8d8319775529e88dc1d245716136e98dc5b4cb1439e185","observation_id":"3147073d-4cd0-4371-9964-e11877bc1919","resolution":{"observed_at":"2026-08-07T04:31:18.492402Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-08-15T17:20:07.038047Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.14123","last_updated":"2025-08-18T18:20:32Z","snapshot_observed_at":"2026-08-15T17:12:23.049215Z","submitted_at":"2025-08-18T18:20:32Z","title":"AI Agents for Photonic Integrated Circuit Design Automation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T17:20:07.038047Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2508.14123"},"observation_digest":"sha256:dacc56fb8cf9fdd64ccdee1a8298812a659b70724d9052d8a540233319a17309","observation_id":"4232b4f3-593c-49c1-a014-8ec9a789f48a","resolution":{"observed_at":"2026-08-15T17:20:07.038047Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2512.03053","last_updated":"2026-04-16T21:39:03Z","snapshot_observed_at":"2026-08-13T06:45:24.232532Z","submitted_at":"2025-11-25T00:47:02Z","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-17T05:24:05.830241Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2512.03053"},"observation_digest":"sha256:88f505011ef74b376cac4f9b478562a352f891684dd6a302eaf1f5791ce80a35","observation_id":"d1e3f49e-500a-4b91-84d8-4cc636301a15","resolution":{"observed_at":"2026-05-17T05:29:05.078923Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2603.08715","last_updated":"2026-04-11T19:48:04Z","snapshot_observed_at":"2026-08-14T04:49:36.645892Z","submitted_at":"2026-02-04T01:52:30Z","title":"VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-16T07:44:40.750566Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2603.08715"},"observation_digest":"sha256:7d7ccde5bc20a6c955d4929fb23b49d49dbc2943ef15022815eb3db3455bf22a","observation_id":"b25841ac-8891-44c2-89fa-e9247f80e399","resolution":{"observed_at":"2026-05-16T07:47:32.966395Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2604.03144","last_updated":"2026-04-03T16:06:25Z","snapshot_observed_at":"2026-08-11T17:05:18.478668Z","submitted_at":"2026-04-03T16:06:25Z","title":"InCoder-32B-Thinking: Industrial Code World Model for Thinking","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-05-13T18:56:31.975626Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2604.03144"},"observation_digest":"sha256:9cc3d073c18bdb0e480312252790c74120e24f9322b070dbf1c3da38d2b0dcc4","observation_id":"29ded5f3-da40-4553-924f-54625fd7dae3","resolution":{"observed_at":"2026-05-13T18:58:08.655064Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2604.05983","last_updated":"2026-04-27T03:24:25Z","snapshot_observed_at":"2026-08-12T22:24:49.120868Z","submitted_at":"2026-04-07T15:12:14Z","title":"Arch: An AI-Native Hardware Description Language for Register-Transfer Clocked Hardware Design","version":3},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-10T18:33:01.330543Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2604.05983"},"observation_digest":"sha256:84b48cb5aa477c4b9b18e5eb6884e27b1458d44ff7affebc484077a06f91b44d","observation_id":"dc62332d-ed56-4ce7-ad1f-f5e808e9a849","resolution":{"observed_at":"2026-05-11T00:25:50.588995Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2604.19856","last_updated":"2026-04-21T17:20:24Z","snapshot_observed_at":"2026-08-15T12:41:51.664726Z","submitted_at":"2026-04-21T17:20:24Z","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-10T01:24:08.563327Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2604.19856"},"observation_digest":"sha256:0ec6d4e573d3418b16dcb2d567cde3facf0dd17b245de9314ba3e5b5fede5dad","observation_id":"aea19ce1-6a48-413a-b802-94f45df72eb2","resolution":{"observed_at":"2026-05-11T13:36:08.344254Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2604.23100","last_updated":"2026-04-25T01:46:33Z","snapshot_observed_at":"2026-08-15T12:34:43.977560Z","submitted_at":"2026-04-25T01:46:33Z","title":"From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-08T08:19:42.493657Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2604.23100"},"observation_digest":"sha256:bdca6b8d8ce142772a1d7dc20ace311d03fd343ce8dcb871b23c1509bb8abb17","observation_id":"c0c9747f-9e72-4777-bbd9-de1fc2f26e35","resolution":{"observed_at":"2026-05-11T20:41:11.818781Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":"2308.00708","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-07-01T18:45:58.323304Z","title":"Verigen: A large language model for verilog code generation","venue":null,"work_id":"f92be09a-03b3-4895-b274-de11e4cbb031","year":2023},"citing_paper":{"arxiv_id":"2606.28279","last_updated":"2026-06-26T17:21:06Z","snapshot_observed_at":"2026-08-14T07:48:28.223123Z","submitted_at":"2026-06-26T17:21:06Z","title":"Agentic Hardware Design as Repository-Level Code Evolution","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-06-29T01:49:07.838897Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2606.28279"},"observation_digest":"sha256:9d4b78eab24d21e2b5e946238d4ffe9184a9eb578aa9ddf96adbab444ddd6ed3","observation_id":"59dbfcdc-f35a-467b-a530-fed84cfca5b4","resolution":{"observed_at":"2026-07-01T18:45:58.325077Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-08-03T01:29:16.160698Z","title":"VeriGen: A large language model for Verilog code generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.28877","last_updated":"2026-07-30T22:43:33Z","snapshot_observed_at":"2026-08-13T13:14:14.477951Z","submitted_at":"2026-07-30T22:43:33Z","title":"Open-Source LLM-Driven Formal Verification: A Multi-Agent Pipeline for RTL Repair","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-03T01:29:16.160698Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2607.28877"},"observation_digest":"sha256:e1d924faf570b15ba29ee5d0c6a296553f7e7a86c3704e609c5f3bf4dcdf7cbf","observation_id":"3d4a764e-0cbc-49a2-b254-45781b7201f0","resolution":{"observed_at":"2026-08-03T01:29:16.160698Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.00708","snapshot_observed_at":"2026-08-04T04:39:20.645175Z","title":"VeriGen: A Large Language Model for Verilog Code Generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.02569","last_updated":"2026-08-03T17:45:58Z","snapshot_observed_at":"2026-08-08T15:31:19.552043Z","submitted_at":"2026-08-03T17:45:58Z","title":"AtumAI: A Principled Framework for Agentic Generation of Datacenter Control-Plane Policies","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-04T04:39:20.645175Z"},"links":{"cited_paper":"/paper/2308.00708","citing_paper":"/paper/2608.02569"},"observation_digest":"sha256:5fd7048bb98fdbb2bf671294537ac925bffc703a1c1b33ad07048df1cd3e8dd1","observation_id":"197c9d52-276a-48e8-bdc6-c23203c00cc3","resolution":{"observed_at":"2026-08-04T04:39:20.645175Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2308.00708/citation-record","integrity":"/paper/2308.00708/integrity","json":"/paper/2308.00708/citation-record.json","paper":"/paper/2308.00708"},"outbound":[],"paper":{"arxiv_id":"2308.00708","last_updated":"2023-07-28T02:57:14Z","latest_version":1,"primary_category":"cs.PL","snapshot_observed_at":"2026-08-15T15:30:44.474679Z","submitted_at":"2023-07-28T02:57:14Z","title":"VeriGen: A Large Language Model for Verilog Code Generation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 13 inbound Pith citation observations for arXiv:2308.00708."}