{"as_of":"2026-08-07T15:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d3c73dd9f9137dd8702d1c21ae6f818401e9ad838635b8eaa65c98838936071c","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T22:55:09.356710Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-05T18:37:10.265891Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2310.04535","last_updated":"2025-03-25T16:32:46Z","snapshot_observed_at":"2026-08-03T14:14:27.880920Z","submitted_at":"2023-10-06T19:02:04Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.04535","snapshot_observed_at":"2026-08-06T22:55:09.356710Z","title":"Llm4dv: Using large language models for hardware test stimuli generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.20415","last_updated":"2025-06-25T13:31:13Z","snapshot_observed_at":"2026-08-06T22:46:10.805099Z","submitted_at":"2025-06-25T13:31:13Z","title":"SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-06T22:55:09.356710Z"},"links":{"cited_paper":"/paper/2310.04535","citing_paper":"/paper/2506.20415"},"observation_digest":"sha256:f0232a2b0450ee870cf647d22d9c5633c16e0da3e1e43ab6a8d41786a40faf0e","observation_id":"db8a545c-3605-4b79-95b9-71430392503b","resolution":{"observed_at":"2026-08-06T22:55:09.356710Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.04535","last_updated":"2025-03-25T16:32:46Z","snapshot_observed_at":"2026-08-03T14:14:27.880920Z","submitted_at":"2023-10-06T19:02:04Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.04535","snapshot_observed_at":"2026-08-06T17:48:52.389401Z","title":"Llm4dv: Using large language models for hardware test stimuli generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.09965","last_updated":"2025-07-14T06:32:23Z","snapshot_observed_at":"2026-08-07T09:26:32.450214Z","submitted_at":"2025-07-14T06:32:23Z","title":"AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T17:48:52.389401Z"},"links":{"cited_paper":"/paper/2310.04535","citing_paper":"/paper/2507.09965"},"observation_digest":"sha256:6c3e7ae6d791d5d30dd06945295f1d638b9720c9fc27858c8fce875537d5a4d9","observation_id":"532e0e8f-0575-4d12-aef8-10331e0c2d13","resolution":{"observed_at":"2026-08-06T17:48:52.389401Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.04535","last_updated":"2025-03-25T16:32:46Z","snapshot_observed_at":"2026-08-03T14:14:27.880920Z","submitted_at":"2023-10-06T19:02:04Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.04535","snapshot_observed_at":"2026-08-06T18:54:08.228759Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-06T22:55:48.453713Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:08.228759Z"},"links":{"cited_paper":"/paper/2310.04535","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:6b869672a5b0fedc96e7243f8c0dd62f8d1d9a92287be7936828e34758a7039d","observation_id":"2d72072e-4d8f-4835-8b7e-93e9bc60ead6","resolution":{"observed_at":"2026-08-06T18:54:08.228759Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.04535","last_updated":"2025-03-25T16:32:46Z","snapshot_observed_at":"2026-08-03T14:14:27.880920Z","submitted_at":"2023-10-06T19:02:04Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","version":2},"cited_work":{"arxiv_id":"2310.04535","doi":null,"metadata_source":"pith","pith_arxiv_id":"2310.04535","snapshot_observed_at":"2026-08-05T18:37:10.265891Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","venue":"cs.LG","work_id":"ff14305a-bb89-45a5-945e-4538d329a391","year":2023},"citing_paper":{"arxiv_id":"2508.14414","last_updated":"2025-08-20T04:23:40Z","snapshot_observed_at":"2026-08-05T18:37:08.627822Z","submitted_at":"2025-08-20T04:23:40Z","title":"Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation","version":1},"reference_index":36,"source":"arxiv_source","source_observed_at":"2026-08-05T18:37:10.191025Z"},"links":{"cited_paper":"/paper/2310.04535","citing_paper":"/paper/2508.14414"},"observation_digest":"sha256:f4ac261f22a1853df93182907b973ad1e3be4857de0ccb87e5b4913ffbcdc8dd","observation_id":"0c1e3549-c97d-4a1f-b0e7-bd488ccd5590","resolution":{"observed_at":"2026-08-05T18:37:10.273127Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2310.04535/citation-record","integrity":"/paper/2310.04535/integrity","json":"/paper/2310.04535/citation-record.json","paper":"/paper/2310.04535"},"outbound":[],"paper":{"arxiv_id":"2310.04535","last_updated":"2025-03-25T16:32:46Z","latest_version":2,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-03T14:14:27.880920Z","submitted_at":"2023-10-06T19:02:04Z","title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2310.04535."}