{"as_of":"2026-08-13T02:22:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:29a7f8670e00fcb78850f1cfa8bd9304fb37bbf69b4fd1e6578122f920aaef32","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T11:22:46.271356Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-10T23:27:33.018386Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2312.04789","last_updated":"2025-07-03T17:11:28Z","snapshot_observed_at":"2026-08-12T19:14:51.740303Z","submitted_at":"2023-12-08T02:03:55Z","title":"HybridTier: an Adaptive and Lightweight CXL-Memory Tiering System","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2312.04789","snapshot_observed_at":"2026-08-12T11:22:46.271356Z","title":"Lightweight frequency- based tiering for cxl memory systems,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.18308","last_updated":"2024-11-27T12:58:06Z","snapshot_observed_at":"2026-08-12T11:16:56.858548Z","submitted_at":"2024-11-27T12:58:06Z","title":"CXL-Interference: Analysis and Characterization in Modern Computer Systems","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-12T11:22:46.271356Z"},"links":{"cited_paper":"/paper/2312.04789","citing_paper":"/paper/2411.18308"},"observation_digest":"sha256:85f90b1c0af72b4d0096ddf6b02e9c494d2e898eb562388801b6388d2dbedc8d","observation_id":"45fbe6ae-125d-4f01-9ed0-19eb8e3e333d","resolution":{"observed_at":"2026-08-12T11:22:46.271356Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2312.04789","last_updated":"2025-07-03T17:11:28Z","snapshot_observed_at":"2026-08-12T19:14:51.740303Z","submitted_at":"2023-12-08T02:03:55Z","title":"HybridTier: an Adaptive and Lightweight CXL-Memory Tiering System","version":2},"cited_work":{"arxiv_id":"2312.04789","doi":null,"metadata_source":"pith","pith_arxiv_id":"2312.04789","snapshot_observed_at":"2026-08-10T23:27:33.018386Z","title":"HybridTier: an Adaptive and Lightweight CXL-Memory Tiering System","venue":"cs.DC","work_id":"801132e1-397b-4432-8554-17a794b12e51","year":2023},"citing_paper":{"arxiv_id":"2412.20249","last_updated":"2025-02-20T13:11:03Z","snapshot_observed_at":"2026-08-12T05:10:53.563757Z","submitted_at":"2024-12-28T19:34:31Z","title":"Next-Gen Computing Systems with Compute Express Link: a Comprehensive Survey","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-10T23:27:32.270035Z"},"links":{"cited_paper":"/paper/2312.04789","citing_paper":"/paper/2412.20249"},"observation_digest":"sha256:36d5ccead0124a708e9fd56cbd186c34a7f7b0e0701076e46262241c757c5358","observation_id":"8ad247ef-8402-4db7-bfaf-a88b602b005b","resolution":{"observed_at":"2026-08-10T23:27:33.025598Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2312.04789/citation-record","integrity":"/paper/2312.04789/integrity","json":"/paper/2312.04789/citation-record.json","paper":"/paper/2312.04789"},"outbound":[],"paper":{"arxiv_id":"2312.04789","last_updated":"2025-07-03T17:11:28Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-12T19:14:51.740303Z","submitted_at":"2023-12-08T02:03:55Z","title":"HybridTier: an Adaptive and Lightweight CXL-Memory Tiering System"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2312.04789."}