{"as_of":"2026-08-07T16:40:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:00b0aa9c5c28480b8132ca02cdf48097e4d1858fbe2daf15a3405e968950cdd1","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":8,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":8,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":8,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":8,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T04:22:32.613138Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":1,"source":"arxiv_reference","source_observed_at":"2026-08-05T02:28:24.338817Z","state":"measured"}],"external_citation_measurements":[{"count":5,"observed_at":"2026-08-05T02:28:24.338817Z","source":"arxiv_reference"}],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-07T04:22:32.613138Z","title":"Specllm: Exploring generation and review of vlsi design specification with large language model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.10704","last_updated":"2025-06-12T13:55:01Z","snapshot_observed_at":"2026-08-07T04:17:35.474642Z","submitted_at":"2025-06-12T13:55:01Z","title":"Formalising Software Requirements using Large Language Models","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T04:22:32.613138Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2506.10704"},"observation_digest":"sha256:3bbf07702cb16066556d656bd11b506246c0ed345ee0e4e34f469debee4800d4","observation_id":"f3518713-0b75-41d6-beb7-44d8462a8943","resolution":{"observed_at":"2026-08-07T04:22:32.613138Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-07T01:07:24.956619Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.11874","last_updated":"2025-06-13T15:26:58Z","snapshot_observed_at":"2026-08-07T00:59:41.634916Z","submitted_at":"2025-06-13T15:26:58Z","title":"A Short Survey on Formalising Software Requirements using Large Language Models","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T01:07:24.956619Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2506.11874"},"observation_digest":"sha256:cc285ea2af8fb981a1eb997d773f2d715732c57a83fa0f8c610d95ccdde0538f","observation_id":"c9fa1f2e-44ac-4154-bbe5-1d0e6de4cad4","resolution":{"observed_at":"2026-08-07T01:07:24.956619Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-06T16:13:49.973658Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14330","last_updated":"2025-08-28T13:50:56Z","snapshot_observed_at":"2026-08-06T15:56:20.113627Z","submitted_at":"2025-07-18T19:15:50Z","title":"Leveraging LLMs for Formal Software Requirements -- Challenges and Prospects","version":3},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T16:13:49.973658Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2507.14330"},"observation_digest":"sha256:c382a2ca9b129689da2713e7bc5e2bfd0b11219c83498fc4f97599024f8e2fde","observation_id":"b9e46e6b-7bf5-4ef9-be8d-58ab5fefd76e","resolution":{"observed_at":"2026-08-06T16:13:49.973658Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-06T15:19:54.115981Z","title":"Specllm: Exploring generation and review of vlsi design specification with large language model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:54.115981Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:c45d5e9bc29240a25d4b210bae41ea33a1a1a38d17a0abc36debc270e8f077c7","observation_id":"164bc178-8406-4244-9429-7df1ac1ac970","resolution":{"observed_at":"2026-08-06T15:19:54.115981Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-06T12:53:06.725231Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.21430","last_updated":"2025-07-29T01:50:29Z","snapshot_observed_at":"2026-08-06T12:53:02.316928Z","submitted_at":"2025-07-29T01:50:29Z","title":"Automated HEMT Model Construction from Datasheets via Multi-Modal Intelligence and Prior-Knowledge-Free Optimization","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T12:53:06.725231Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2507.21430"},"observation_digest":"sha256:cf08ac319cdfde542c3b13ba85489372483d54ef5c630cbc8eebec5e2978b935","observation_id":"62f78b1b-3687-4026-904d-f8a4ae094aaf","resolution":{"observed_at":"2026-08-06T12:53:06.725231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-05T20:33:59.940074Z","title":"Li et al., ``Specllm: Exploring generation and review of vlsi design specification with large language model,'' arXiv preprint arXiv:2401.13266, 2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.10303","last_updated":"2026-07-20T20:46:14Z","snapshot_observed_at":"2026-08-05T20:33:48.391274Z","submitted_at":"2025-08-14T03:19:34Z","title":"DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration","version":2},"reference_index":26,"source":"arxiv_source","source_observed_at":"2026-08-05T20:33:59.940074Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2508.10303"},"observation_digest":"sha256:ff8eb2cff612ff48c4feab572743975605e14e86788c54a77b2aed562da34bb9","observation_id":"197f657e-322d-4e91-913b-a165b5aec7a0","resolution":{"observed_at":"2026-08-05T20:33:59.940074Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-05T15:17:26.438693Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.20030","last_updated":"2025-08-27T16:33:51Z","snapshot_observed_at":"2026-08-06T07:49:00.648428Z","submitted_at":"2025-08-27T16:33:51Z","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T15:17:26.438693Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2508.20030"},"observation_digest":"sha256:775e1beb1de68882f1c44209261fe735a7835f55016bab2dd5a7b6782dcaddf8","observation_id":"59cc461e-139d-4582-a677-eb7db571b308","resolution":{"observed_at":"2026-08-05T15:17:26.438693Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","version":1},"cited_work":{"arxiv_id":"2401.13266","doi":"10.48550/arxiv.2401.13266","metadata_source":"arxiv_reference","pith_arxiv_id":"2401.13266","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Specllm: Exploring generation and review of VLSI design specification with large language model,","venue":"arXiv (Cornell University)","work_id":"454cbf8b-ffb9-4b7e-8f31-d076668b7d1f","year":2024},"citing_paper":{"arxiv_id":"2606.21451","last_updated":"2026-06-19T14:10:49Z","snapshot_observed_at":"2026-08-06T20:30:11.046950Z","submitted_at":"2026-06-19T14:10:49Z","title":"Closing the Loop on LLM-Generated RTL Assertions with Quality-Aware Formal Verification","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-26T12:52:27.936359Z"},"links":{"cited_paper":"/paper/2401.13266","citing_paper":"/paper/2606.21451"},"observation_digest":"sha256:7aa5dd352be66818158c8357df40a6205dd036e018e6ef60509503616645c6df","observation_id":"749477e9-977e-4387-978c-84af094509b0","resolution":{"observed_at":"2026-06-26T12:59:29.729262Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2401.13266/citation-record","integrity":"/paper/2401.13266/integrity","json":"/paper/2401.13266/citation-record.json","paper":"/paper/2401.13266"},"outbound":[],"paper":{"arxiv_id":"2401.13266","last_updated":"2024-01-24T07:13:03Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T17:19:44.130417Z","submitted_at":"2024-01-24T07:13:03Z","title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 8 inbound Pith citation observations for arXiv:2401.13266."}