{"as_of":"2026-08-07T19:43:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7b9827610e93a1783d8fd932a11400773f60d8e2d7d825668fdea7aa6d9e703d","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":19,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":19,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":19,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":19,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T10:34:04.402809Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T04:37:37.432531Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-07T10:34:04.402809Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05007","last_updated":"2025-06-05T13:17:50Z","snapshot_observed_at":"2026-08-07T10:26:04.432370Z","submitted_at":"2025-06-05T13:17:50Z","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T10:34:04.402809Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2506.05007"},"observation_digest":"sha256:2cfb1617d759180985f114d36cf59804e6b4b2647b43cc02020487de8fc6b1b7","observation_id":"87bd107b-e229-425b-9246-f51ff3b768b4","resolution":{"observed_at":"2026-08-07T10:34:04.402809Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-07T10:19:00.756053Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05566","last_updated":"2025-07-15T21:44:21Z","snapshot_observed_at":"2026-08-07T10:11:28.542674Z","submitted_at":"2025-06-05T20:24:58Z","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T10:19:00.756053Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2506.05566"},"observation_digest":"sha256:de5e49e4d87257f4e7e83f7f3a934e5b0ea2514ee0f8e2cc0e687636a295c369","observation_id":"46619f58-befa-47df-8bf0-42e566178bfb","resolution":{"observed_at":"2026-08-07T10:19:00.756053Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T20:40:18.323151Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.02226","last_updated":"2025-07-03T01:17:44Z","snapshot_observed_at":"2026-08-06T20:31:57.968196Z","submitted_at":"2025-07-03T01:17:44Z","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T20:40:18.323151Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.02226"},"observation_digest":"sha256:573b300a1a79a6a87108a2cc33ed031d0fbdf7304b9c3a350a7afa4575573c56","observation_id":"050b484b-e20b-4524-8ef6-868334f1cc7c","resolution":{"observed_at":"2026-08-06T20:40:18.323151Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T18:54:05.126668Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-06T22:55:48.453713Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:05.126668Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:da254085f37c9fbaa57cbe6092edc96932b3b155a58f62cb439be85776804f75","observation_id":"eae65f8f-a36b-4171-b829-ed307dbfac44","resolution":{"observed_at":"2026-08-06T18:54:05.126668Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T15:51:34.440581Z","title":"Betterv: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.440581Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:bcb8ce9d4e399f43e6482648807b8644c1a54c8e453f09fd233aee556e080af1","observation_id":"cfdde7b4-8bdf-4618-8ba2-d2927251a295","resolution":{"observed_at":"2026-08-06T15:51:34.440581Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T15:19:52.329639Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:52.329639Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:0a8b2bf06a02769a746bce7f958220a053d1ed10d399175985c21e122d02052a","observation_id":"8b535f76-efe3-42bc-9363-9b88b2a1966e","resolution":{"observed_at":"2026-08-06T15:19:52.329639Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T04:42:23.009878Z","title":"ArXiv, abs/2402.03375","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.05675","last_updated":"2025-08-05T07:50:55Z","snapshot_observed_at":"2026-08-06T04:42:20.274934Z","submitted_at":"2025-08-05T07:50:55Z","title":"Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaboration","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-06T04:42:23.009878Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2508.05675"},"observation_digest":"sha256:3483a1a14d18a28aba19196954548a8f0bf86963bd1f20b12a63a172dcdc5258","observation_id":"87d074cb-e1a7-4974-9522-bde272d5f7aa","resolution":{"observed_at":"2026-08-06T04:42:23.009878Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-04T20:43:14.334778Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.08416","last_updated":"2025-09-10T09:00:32Z","snapshot_observed_at":"2026-08-06T14:21:54.528443Z","submitted_at":"2025-09-10T09:00:32Z","title":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-04T20:43:14.334778Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2509.08416"},"observation_digest":"sha256:e45aecd22758349d2b0c8effa1f5553667d5354627b6a0fea3ffed2acba6d35a","observation_id":"c91e2155-1fd0-4cf1-8d63-646b441bab22","resolution":{"observed_at":"2026-08-04T20:43:14.334778Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:57f83070555d5c897d301d32dfb4b33663ec2b8120e65b3c2091f67097510aa8","observation_id":"7a287d9c-b024-4552-a041-e6dfe96ba69c","resolution":{"observed_at":"2026-05-10T10:49:56.182189Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.15001","last_updated":"2026-04-17T09:58:55Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:26:52Z","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-10T10:34:03.353104Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.15001"},"observation_digest":"sha256:4aee9610b5bb82abcc93bc5ecb3af3eccf4ea1f4f90ca0dbd16b92cca1cde58c","observation_id":"075beb1c-8a85-4417-b6b7-b9a06dde7996","resolution":{"observed_at":"2026-05-10T10:34:28.892384Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.18162","last_updated":"2026-04-20T12:25:49Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-20T12:25:49Z","title":"VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-10T04:04:47.376762Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.18162"},"observation_digest":"sha256:16a799934014fb52e16f2f39ca24ac484e11d25347bc3caab6febcacb8c85da1","observation_id":"1bc068b8-e86a-454c-a87f-49ee7c942212","resolution":{"observed_at":"2026-05-11T12:11:07.003374Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.18445","last_updated":"2026-04-28T04:59:28Z","snapshot_observed_at":"2026-07-06T23:05:17.639285Z","submitted_at":"2026-04-20T16:02:04Z","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-10T04:37:25.421875Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.18445"},"observation_digest":"sha256:fe628ef35008fd3d6d77b7652116033bbf1fe13cb6bdef53cf5191c39cf8293a","observation_id":"682c4596-b54e-472e-b2ea-bdadadfcd316","resolution":{"observed_at":"2026-05-10T12:10:23.054069Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-07-06T23:26:51.110846Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:9813345dd749da053b42375f1824fab899a5be84925a2ecf30d1b5046c446c92","observation_id":"62a79e9b-83b8-415a-af8b-0dc47acf4dee","resolution":{"observed_at":"2026-05-19T14:42:37.297711Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-07-06T23:36:20.072253Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:1bc0588d9ba9b3f396a01202a7837efaca3537a1b65227a3d82f2389b2a4907e","observation_id":"6cf08885-a739-4266-b85c-87bbc6c85e8d","resolution":{"observed_at":"2026-06-29T18:53:51.259427Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.05253","last_updated":"2026-06-03T14:51:33Z","snapshot_observed_at":"2026-08-01T00:36:11.076649Z","submitted_at":"2026-06-03T14:51:33Z","title":"Alpha-RTL: Test-Time Training for RTL Hardware Optimization","version":1},"reference_index":30,"source":"arxiv_source","source_observed_at":"2026-06-28T07:11:52.187869Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.05253"},"observation_digest":"sha256:613a90c6072d06289e1f93dbe1b48b2cc2e5c555c20d266a0a80ae0386ca58c5","observation_id":"950543c9-8013-4668-aa32-cb9707fd75e9","resolution":{"observed_at":"2026-07-02T07:06:44.134199Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.07925","last_updated":"2026-06-06T01:27:20Z","snapshot_observed_at":"2026-08-07T03:14:29.507853Z","submitted_at":"2026-06-06T01:27:20Z","title":"ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-27T20:22:27.538227Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.07925"},"observation_digest":"sha256:3c082e92d070bb1be962dc9dc433d2ad1a70a5b9b8f44b6d6d08c88bfd4bf886","observation_id":"ea71b236-fd20-484f-a3ee-18c03a440349","resolution":{"observed_at":"2026-07-02T20:27:22.716254Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.08976","last_updated":"2026-06-08T03:21:33Z","snapshot_observed_at":"2026-08-05T21:37:24.037085Z","submitted_at":"2026-06-08T03:21:33Z","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-27T17:01:24.292776Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.08976"},"observation_digest":"sha256:00ddeae775d56857c60e343965b6af429b5af22d98de565c00753918eb71fb98","observation_id":"d35c0577-c627-468a-b9df-023e9caafe9e","resolution":{"observed_at":"2026-07-03T00:47:30.515700Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.10285","last_updated":"2026-06-09T01:17:46Z","snapshot_observed_at":"2026-07-06T23:49:32.647742Z","submitted_at":"2026-06-09T01:17:46Z","title":"OpenRTLSet: A Fully Open-Source Dataset for Large Language Model-based Verilog Module Design","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-06-27T13:44:50.470339Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.10285"},"observation_digest":"sha256:897e60f12d071aa39d3b4a7470fb52047ddb705a3f149ee389d243e0fa95caed","observation_id":"e2d4e862-ab4d-43d8-b83d-d2c4ad0414c2","resolution":{"observed_at":"2026-07-03T04:37:37.434099Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-02T07:12:17.766837Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-07-20T02:21:21Z","snapshot_observed_at":"2026-08-07T01:24:26.906140Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.766837Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:037f842f34af31caaf46727c6637ed620812a3eea2a6d2ec040f80dcdd534cc8","observation_id":"6d8e2632-eb25-4f50-ae7a-eabd3b59c0e8","resolution":{"observed_at":"2026-08-02T07:12:17.766837Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2402.03375/citation-record","integrity":"/paper/2402.03375/integrity","json":"/paper/2402.03375/citation-record.json","paper":"/paper/2402.03375"},"outbound":[],"paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","latest_version":3,"primary_category":"cs.AI","snapshot_observed_at":"2026-07-31T17:32:40.291560Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 19 inbound Pith citation observations for arXiv:2402.03375."}