{"as_of":"2026-08-08T09:56:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9ef3d11a5bdb90c10c6c7286192db12dcdd230820080cb58f1cc5a9651089c24","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":9,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":9,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":9,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":9,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T23:14:10.195239Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T20:31:14.166413Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-07T23:14:10.195239Z","title":"The dawn of ai-native eda: Opportunities and challenges of large circuit models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.195239Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:81c3147921583dd94a99a65795cde127823242d318e2c3fc1f25ddb4f7593675","observation_id":"4590d492-db10-4cd0-9ab6-b37aefc35220","resolution":{"observed_at":"2026-08-07T23:14:10.195239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-07T10:34:04.859147Z","title":"The dawn of ai-native eda: Op- 21 portunities and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05007","last_updated":"2025-06-05T13:17:50Z","snapshot_observed_at":"2026-08-07T10:26:04.432370Z","submitted_at":"2025-06-05T13:17:50Z","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","version":1},"reference_index":120,"source":"pdf_text","source_observed_at":"2026-08-07T10:34:04.859147Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2506.05007"},"observation_digest":"sha256:beae76eb8bba2ecc713651dfad087c2c4beee0e077d85c2a5ed43604ce6c5505","observation_id":"b9cb44e7-9ce6-4b06-ac99-68df1c7d398b","resolution":{"observed_at":"2026-08-07T10:34:04.859147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T20:41:59.561876Z","title":"The dawn of ai-native eda: Op- portunities and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.02128","last_updated":"2025-08-22T02:50:24Z","snapshot_observed_at":"2026-08-06T20:35:09.779397Z","submitted_at":"2025-07-02T20:25:47Z","title":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T20:41:59.561876Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2507.02128"},"observation_digest":"sha256:ffca2b3bc0d92b85ebe37776d8d542d302a752d309ff36468f2b3b4cbe3d1d60","observation_id":"e546350a-2b6e-4be3-8a00-7285f4309725","resolution":{"observed_at":"2026-08-06T20:41:59.561876Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T15:19:53.116262Z","title":"The dawn of ai-native eda: Promises and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:53.116262Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:fc738f96ad362eb3178b796ba96be926922c7f874fb959146f826f41b9936f80","observation_id":"b6a75014-a137-4de7-943b-a74f75678c88","resolution":{"observed_at":"2026-08-06T15:19:53.116262Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T15:51:16.969771Z","title":"The dawn of ai-native eda: Promises and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.19525","last_updated":"2025-07-20T05:46:32Z","snapshot_observed_at":"2026-08-07T01:10:18.257426Z","submitted_at":"2025-07-20T05:46:32Z","title":"MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:16.969771Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2507.19525"},"observation_digest":"sha256:65595e048c8c2f9d07ac01275b9712c832fd6e6f4a653a3c4acd02df67b4f724","observation_id":"844bcb60-1ed6-4c4c-83d8-e874fe94597c","resolution":{"observed_at":"2026-08-06T15:51:16.969771Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T12:36:38.657858Z","title":"The dawn of ai-native eda: Promises and challenges of large circuit models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.21694","last_updated":"2025-07-29T11:17:47Z","snapshot_observed_at":"2026-08-06T12:36:35.701564Z","submitted_at":"2025-07-29T11:17:47Z","title":"A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T12:36:38.657858Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2507.21694"},"observation_digest":"sha256:1826a15a26626c65ba3a7022a7e44a6bab4c25156d6ba726edd0fd2fcd83f5f5","observation_id":"5989ffb7-2a52-4f37-b701-bb64fd666b53","resolution":{"observed_at":"2026-08-06T12:36:38.657858Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T14:49:56.564912Z","title":"The dawn of ai-native eda: Op- portunities and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-06T14:43:01.793241Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.564912Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:2c5124f33916771ed8bd83fc15397069188170fbb939ced2c3c3eb43ef529da1","observation_id":"32782312-4ab5-4a82-96d7-0490272870a1","resolution":{"observed_at":"2026-08-06T14:49:56.564912Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":"2403.07257","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"The dawn of ai-native eda: Opportuni- ties and challenges of large circuit models","venue":null,"work_id":"303e3850-03d6-4b98-b3a8-e931cd40b5c6","year":2024},"citing_paper":{"arxiv_id":"2604.23195","last_updated":"2026-04-25T08:01:14Z","snapshot_observed_at":"2026-07-06T23:09:29.537323Z","submitted_at":"2026-04-25T08:01:14Z","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-08T08:39:19.434878Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2604.23195"},"observation_digest":"sha256:268daa4e243ad1a20c342bd9ef96c361395fa7895b1c57ee556eed86365187a8","observation_id":"703eba2e-6f26-46d0-8460-44f29f834cd9","resolution":{"observed_at":"2026-05-11T20:31:14.169475Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-02T05:12:19.994178Z","title":"The dawn of ai-native eda: Opportunities and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.14165","last_updated":"2026-07-15T05:19:35Z","snapshot_observed_at":"2026-08-02T10:40:59.594748Z","submitted_at":"2026-07-15T05:19:35Z","title":"Towards Reliable AI-Assisted Analog Design: Template-Constrained LLM Agents for SAR ADC Generation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-02T05:12:19.994178Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2607.14165"},"observation_digest":"sha256:d33d69cb7dda7b33833d4c37f32832d77276feedf5a95b4b341ce44a86f3992e","observation_id":"f6cb9033-0bce-4624-b975-60a8c7fe1a79","resolution":{"observed_at":"2026-08-02T05:12:19.994178Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2403.07257/citation-record","integrity":"/paper/2403.07257/integrity","json":"/paper/2403.07257/citation-record.json","paper":"/paper/2403.07257"},"outbound":[],"paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 9 inbound Pith citation observations for arXiv:2403.07257."}