{"as_of":"2026-08-08T06:09:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ed31c6bce2171e53bcbd5eb4463694760589df825a4730159d109d88f82f0cf5","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T15:19:52.549242Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T15:19:55.807021Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2403.11202","last_updated":"2024-07-10T09:06:40Z","snapshot_observed_at":"2026-08-07T21:50:55.165204Z","submitted_at":"2024-03-17T13:01:03Z","title":"Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework","version":2},"cited_work":{"arxiv_id":"2403.11202","doi":null,"metadata_source":"pith","pith_arxiv_id":"2403.11202","snapshot_observed_at":"2026-08-06T15:19:55.807021Z","title":"Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework","venue":"cs.AR","work_id":"6ad4d54f-020e-4fd7-ac78-30861aef3370","year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:52.549242Z"},"links":{"cited_paper":"/paper/2403.11202","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:f4835e2e8133a434bef0e757a5ccf1bb5e7bb8b4c934f60e59143d328066b75a","observation_id":"10c52c32-caab-4bfe-a8f0-524dfcfd82ca","resolution":{"observed_at":"2026-08-06T15:19:55.859908Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2403.11202/citation-record","integrity":"/paper/2403.11202/integrity","json":"/paper/2403.11202/citation-record.json","paper":"/paper/2403.11202"},"outbound":[],"paper":{"arxiv_id":"2403.11202","last_updated":"2024-07-10T09:06:40Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T21:50:55.165204Z","submitted_at":"2024-03-17T13:01:03Z","title":"Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2403.11202."}