{"as_of":"2026-08-07T21:22:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9a73f850c1fb1ea7a75df295c6aa7681612c8209c5b4ec11b92ba45197751814","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T15:51:34.450383Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T12:46:40.888517Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2404.07235","last_updated":"2024-10-17T20:49:56Z","snapshot_observed_at":"2026-07-06T17:58:25.894552Z","submitted_at":"2024-04-07T07:12:16Z","title":"LLM-aided explanations of EDA synthesis errors","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.07235","snapshot_observed_at":"2026-08-06T15:51:34.450383Z","title":"Explaining eda synthesis errors with llms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.450383Z"},"links":{"cited_paper":"/paper/2404.07235","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:3ce56b065e5f4f97dc6caea379fbde84dd4eb52ea7b25b721cec80514da0da1a","observation_id":"d2ebd4d8-b463-4717-9e3e-8fad40585ad8","resolution":{"observed_at":"2026-08-06T15:51:34.450383Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2404.07235","last_updated":"2024-10-17T20:49:56Z","snapshot_observed_at":"2026-07-06T17:58:25.894552Z","submitted_at":"2024-04-07T07:12:16Z","title":"LLM-aided explanations of EDA synthesis errors","version":2},"cited_work":{"arxiv_id":"2404.07235","doi":null,"metadata_source":"pith","pith_arxiv_id":"2404.07235","snapshot_observed_at":"2026-08-06T12:46:40.888517Z","title":"LLM-aided explanations of EDA synthesis errors","venue":"cs.AR","work_id":"3e43ccd9-8146-41f1-865b-05dfd55c5d40","year":2024},"citing_paper":{"arxiv_id":"2507.21485","last_updated":"2025-07-29T03:59:19Z","snapshot_observed_at":"2026-08-06T12:46:40.103579Z","submitted_at":"2025-07-29T03:59:19Z","title":"HLSDebugger: Identification and Correction of Logic Bugs in HLS Code with LLM Solutions","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T12:46:40.794758Z"},"links":{"cited_paper":"/paper/2404.07235","citing_paper":"/paper/2507.21485"},"observation_digest":"sha256:3a571036b13a80a1afbe0077273774eaeb009d62b0b4cca9e0073442229b775e","observation_id":"b0e69c43-4a5b-40c4-ba83-9ffe5335685a","resolution":{"observed_at":"2026-08-06T12:46:40.893864Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2404.07235/citation-record","integrity":"/paper/2404.07235/integrity","json":"/paper/2404.07235/citation-record.json","paper":"/paper/2404.07235"},"outbound":[],"paper":{"arxiv_id":"2404.07235","last_updated":"2024-10-17T20:49:56Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T17:58:25.894552Z","submitted_at":"2024-04-07T07:12:16Z","title":"LLM-aided explanations of EDA synthesis errors"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2404.07235."}