{"as_of":"2026-08-23T14:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:fe65863894df7f37d1fac02cfb294f8a7391f82363320a58ee8a6b444d21dae5","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-17T00:52:21.145273Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-17T00:53:46.157034Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2404.10597","last_updated":"2024-04-16T14:22:58Z","snapshot_observed_at":"2026-08-18T02:36:07.217341Z","submitted_at":"2024-04-16T14:22:58Z","title":"Hardware-aware training of models with synaptic delays for digital event-driven neuromorphic processors","version":1},"cited_work":{"arxiv_id":"2404.10597","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2404.10597","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"arXiv preprint arXiv:2404.10597 (2024)","venue":null,"work_id":"0e5e53fd-55ba-4990-8143-c73dbe63726c","year":2024},"citing_paper":{"arxiv_id":"2512.07602","last_updated":"2026-05-02T07:46:01Z","snapshot_observed_at":"2026-08-11T16:24:25.707948Z","submitted_at":"2025-12-08T14:50:26Z","title":"Algorithm-hardware co-design of neuromorphic networks with dual memory pathways","version":3},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-05-17T00:52:21.145273Z"},"links":{"cited_paper":"/paper/2404.10597","citing_paper":"/paper/2512.07602"},"observation_digest":"sha256:af73ddd94e100edc47f52108a78ed76ce0b4f63004e0606fc889066c9d4b3672","observation_id":"739da90c-d9a2-4b41-a23b-fc6667fcd36a","resolution":{"observed_at":"2026-05-17T00:53:46.159807Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2404.10597/citation-record","integrity":"/paper/2404.10597/integrity","json":"/paper/2404.10597/citation-record.json","paper":"/paper/2404.10597"},"outbound":[],"paper":{"arxiv_id":"2404.10597","last_updated":"2024-04-16T14:22:58Z","latest_version":1,"primary_category":"cs.NE","snapshot_observed_at":"2026-08-18T02:36:07.217341Z","submitted_at":"2024-04-16T14:22:58Z","title":"Hardware-aware training of models with synaptic delays for digital event-driven neuromorphic processors"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2404.10597."}