{"as_of":"2026-08-09T03:55:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ea2595a9c114d6a63fc8b262b4154e4635b81e82779283c6c393c557895e492e","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":10,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":10,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":10,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":10,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T23:14:10.342424Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T17:38:43.486750Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-07T23:14:10.342424Z","title":"Analogcoder: Analog circuit design via training-free code generation","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.342424Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:e8da76d2e5f024c2df0faa882022c674ac8a28350222954b6877ee71fe2a16df","observation_id":"62cf1f4f-bad5-4455-ae46-78bfb4aac613","resolution":{"observed_at":"2026-08-07T23:14:10.342424Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-07T13:00:30.892457Z","title":"Analogcoder: Analog circuit design via training-free code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22990","last_updated":"2025-06-03T20:36:51Z","snapshot_observed_at":"2026-08-08T23:15:09.502790Z","submitted_at":"2025-05-29T01:58:08Z","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T13:00:30.892457Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2505.22990"},"observation_digest":"sha256:0abae07fc27138d760190dae19848ccb6ae4723714811d12554e3323636de047","observation_id":"d4c73ca4-336c-463d-bf4e-2775f86f2f60","resolution":{"observed_at":"2026-08-07T13:00:30.892457Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-07T04:37:15.085206Z","title":"Z., and Luo, P","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.10235","last_updated":"2025-07-26T01:50:51Z","snapshot_observed_at":"2026-08-07T04:29:12.932906Z","submitted_at":"2025-06-11T23:28:00Z","title":"LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation","version":2},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-07T04:37:15.085206Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2506.10235"},"observation_digest":"sha256:a9be567ff971dfd45a98c7167ba844c39a64fce06dc615c1516ddd3db3025534","observation_id":"ad858346-1080-4813-951b-e28b8b7bf7d7","resolution":{"observed_at":"2026-08-07T04:37:15.085206Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-06T23:21:46.384747Z","title":"Analogcoder: Analog circuit design via training-free code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.18424","last_updated":"2025-06-23T09:03:58Z","snapshot_observed_at":"2026-08-06T23:13:41.192741Z","submitted_at":"2025-06-23T09:03:58Z","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T23:21:46.384747Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2506.18424"},"observation_digest":"sha256:1da91e20e6d9e77ddc4abc059103f1eccc673b479fd681227c39732aea79e6ef","observation_id":"1fff8344-93ce-4f0d-84f5-6f5b4517b759","resolution":{"observed_at":"2026-08-06T23:21:46.384747Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-06T21:21:13.380119Z","title":"Analogcoder: Analog circuit design via training-free code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.00444","last_updated":"2025-07-19T03:51:06Z","snapshot_observed_at":"2026-08-06T21:12:22.528849Z","submitted_at":"2025-07-01T05:54:31Z","title":"DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T21:21:13.380119Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2507.00444"},"observation_digest":"sha256:59475719d0a555b5bc2cdd7bc73a6d9ed5d85a6e6138f70a8a5db81d51f99f21","observation_id":"a712ff91-b90e-4866-a9a0-70f02e0ce98e","resolution":{"observed_at":"2026-08-06T21:21:13.380119Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-05T22:36:52.984737Z","title":"Xu et al., ``Analogcoder: Analog circuit design via training-free code generation,'' arXiv preprint arXiv:2405.14918, 2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13172","last_updated":"2025-08-09T01:25:27Z","snapshot_observed_at":"2026-08-05T22:36:51.718259Z","submitted_at":"2025-08-09T01:25:27Z","title":"White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-05T22:36:52.984737Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2508.13172"},"observation_digest":"sha256:51cd3269088edea68da00360117b6d473a67405fe3bdea8ca26147525e2a97c3","observation_id":"5e1600e6-534a-423e-aab4-7fc3754cf72f","resolution":{"observed_at":"2026-08-05T22:36:52.984737Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":"2405.14918","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-07-03T17:38:43.486750Z","title":"Analogcoder: Analog circuit design via training-free code generation","venue":null,"work_id":"1faafde4-fc7b-4688-90ba-dc5a2b47627c","year":2024},"citing_paper":{"arxiv_id":"2604.12290","last_updated":"2026-04-27T16:57:20Z","snapshot_observed_at":"2026-08-05T14:13:55.019169Z","submitted_at":"2026-04-14T05:02:06Z","title":"Frontier-Eng: Benchmarking Self-Evolving Agents on Real-World Engineering Tasks with Generative Optimization","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-10T16:17:32.290531Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2604.12290"},"observation_digest":"sha256:bac7db8670c19c6dd21d7cc23767d4df940e039469544a800147be8d8807fed9","observation_id":"493ad0a8-a982-4662-9ad5-eccc39c3d159","resolution":{"observed_at":"2026-05-11T09:05:57.743104Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":"2405.14918","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-07-03T17:38:43.486750Z","title":"Analogcoder: Analog circuit design via training-free code generation","venue":null,"work_id":"1faafde4-fc7b-4688-90ba-dc5a2b47627c","year":2024},"citing_paper":{"arxiv_id":"2604.23195","last_updated":"2026-04-25T08:01:14Z","snapshot_observed_at":"2026-07-06T23:09:29.537323Z","submitted_at":"2026-04-25T08:01:14Z","title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-05-08T08:39:19.434878Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2604.23195"},"observation_digest":"sha256:976a75d971279388b7a7befd2988dc6297fddbce467805009dc77d06a67aaa64","observation_id":"f2841815-6ee4-42bb-825c-8b73da0355e1","resolution":{"observed_at":"2026-05-11T20:31:14.180954Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":"2405.14918","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-07-03T17:38:43.486750Z","title":"Analogcoder: Analog circuit design via training-free code generation","venue":null,"work_id":"1faafde4-fc7b-4688-90ba-dc5a2b47627c","year":2024},"citing_paper":{"arxiv_id":"2607.01609","last_updated":"2026-07-02T02:24:00Z","snapshot_observed_at":"2026-08-02T11:05:28.446548Z","submitted_at":"2026-07-02T02:24:00Z","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-03T17:31:06.732545Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2607.01609"},"observation_digest":"sha256:1cea59bb581398fc23daa1e432d0e175e94e401293762fb87a12ad4afb5134d0","observation_id":"e128115b-2e92-44c0-a336-be8b6449effd","resolution":{"observed_at":"2026-07-03T17:38:43.488584Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":"Pan, and Ping Luo","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:d0d05bd7538ded684aeae96b2fc4cd262015c31e2ec90cb5002e7156a31cb77a","observation_id":"99572825-eafe-44a9-aaac-ff6df7e26cd7","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2405.14918/citation-record","integrity":"/paper/2405.14918/integrity","json":"/paper/2405.14918/citation-record.json","paper":"/paper/2405.14918"},"outbound":[],"paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","latest_version":2,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 10 inbound Pith citation observations for arXiv:2405.14918."}