{"as_of":"2026-08-11T04:00:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:450797d682ec2aea94a806869d42733c67611115c1a59bcba031409b6b419e2d","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T23:27:32.275219Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-10T23:27:32.993628Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2406.14778","last_updated":"2024-06-20T23:02:18Z","snapshot_observed_at":"2026-07-06T18:34:37.884969Z","submitted_at":"2024-06-20T23:02:18Z","title":"Exploring DRAM Cache Prefetching for Pooled Memory","version":1},"cited_work":{"arxiv_id":"2406.14778","doi":null,"metadata_source":"pith","pith_arxiv_id":"2406.14778","snapshot_observed_at":"2026-08-10T23:27:32.993628Z","title":"Exploring DRAM Cache Prefetching for Pooled Memory","venue":"cs.AR","work_id":"bb7f0410-9f8a-4542-8a9f-c9b8f4795575","year":2024},"citing_paper":{"arxiv_id":"2412.20249","last_updated":"2025-02-20T13:11:03Z","snapshot_observed_at":"2026-08-10T23:22:28.934407Z","submitted_at":"2024-12-28T19:34:31Z","title":"Next-Gen Computing Systems with Compute Express Link: a Comprehensive Survey","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-10T23:27:32.275219Z"},"links":{"cited_paper":"/paper/2406.14778","citing_paper":"/paper/2412.20249"},"observation_digest":"sha256:da9f4d7b377c75b77a571323ae13f74dae57ea89380fd5d14a32a4295706bbbf","observation_id":"80d1a2ca-3aaf-4b63-86f1-df22fb284aa1","resolution":{"observed_at":"2026-08-10T23:27:32.999539Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2406.14778/citation-record","integrity":"/paper/2406.14778/integrity","json":"/paper/2406.14778/citation-record.json","paper":"/paper/2406.14778"},"outbound":[],"paper":{"arxiv_id":"2406.14778","last_updated":"2024-06-20T23:02:18Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T18:34:37.884969Z","submitted_at":"2024-06-20T23:02:18Z","title":"Exploring DRAM Cache Prefetching for Pooled Memory"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2406.14778."}