{"as_of":"2026-08-08T16:51:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f0d375aca1cab8568fc748aee2cd961950ad3eaaed1054883045692d4032b46d","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":7,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":7,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T10:13:18.606997Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T14:05:46.824011Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2507.04736","last_updated":"2026-04-10T04:48:11Z","snapshot_observed_at":"2026-08-02T06:48:38.838100Z","submitted_at":"2025-07-07T08:08:20Z","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-19T06:48:29.015759Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2507.04736"},"observation_digest":"sha256:2b23485924719909a3dc7cce85654a97d06e47929abdcf27bb5ebef3328e91aa","observation_id":"721305d4-1a1f-4777-8e29-3e099e55de48","resolution":{"observed_at":"2026-05-19T06:52:08.368301Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.04704","last_updated":"2026-05-07T07:47:54Z","snapshot_observed_at":"2026-07-06T23:17:28.583202Z","submitted_at":"2026-05-06T09:55:36Z","title":"UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-08T15:36:38.153161Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.04704"},"observation_digest":"sha256:96e3fc9a189e989ba68c48b3316b25e1f94dc3f7420bd3c8826cfcd8a6777b4b","observation_id":"0b11534d-22e5-4a7a-89c3-bca91aa9b440","resolution":{"observed_at":"2026-05-11T18:31:13.621435Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-12T03:57:51.577486Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:3c2ff71266991b0e69d7b1fc13b904401b19b4c50c6b4157e37a2d2c27ade824","observation_id":"ec585513-5a6a-4b36-b927-80f24d2d1875","resolution":{"observed_at":"2026-05-12T06:51:26.508712Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-14T21:12:08.821202Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:47b6cb29854fb85d50f33144d7bd6288158801664951f4368190b60a12e1dd56","observation_id":"935fa800-ff2b-4a4f-9745-3acc16a11eda","resolution":{"observed_at":"2026-05-14T21:12:58.767088Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":3},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-21T08:58:25.469021Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:df3c3f7e5845a434ca120533b9bfbcf8c07c2e0f1d3a8ab74b8e336d36e064fe","observation_id":"36a05fba-bf8d-420f-be7d-e43811665047","resolution":{"observed_at":"2026-05-21T08:59:55.416926Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-07-06T23:22:42.512039Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-06-30T22:18:09.663488Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:008bd427ab4bb93871511992abc7dc7968104564a97b2431842e1172935c78e0","observation_id":"953e7c8b-06c7-4e47-8932-8f75af29d43f","resolution":{"observed_at":"2026-07-01T14:05:46.825382Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-06T10:13:18.606997Z","title":"LLM-aided testbench generation and bug detection for finite- state machines,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-08T16:13:19.589107Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.606997Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:138fc3f2577cd241da4cfa0d667e977268835548db557d02ecf88385e92e9097","observation_id":"4c21de54-efd4-44e0-815b-302a87e7ace9","resolution":{"observed_at":"2026-08-06T10:13:18.606997Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2406.17132/citation-record","integrity":"/paper/2406.17132/integrity","json":"/paper/2406.17132/citation-record.json","paper":"/paper/2406.17132"},"outbound":[],"paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T18:36:26.223825Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 7 inbound Pith citation observations for arXiv:2406.17132."}