{"as_of":"2026-08-07T08:01:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:17b00df86f4784dade74bb68a726eeec43f58f40d9b6af65caa8a9f0912f982e","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":6,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":6,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":6,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":6,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T05:36:21.140462Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T13:25:46.061978Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.00088","snapshot_observed_at":"2026-08-06T05:36:21.140462Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.01540","last_updated":"2025-08-03T01:49:08Z","snapshot_observed_at":"2026-08-06T09:00:55.701513Z","submitted_at":"2025-08-03T01:49:08Z","title":"MagicVL-2B: Empowering Vision-Language Models on Mobile Devices with Lightweight Visual Encoders via Curriculum Learning","version":1},"reference_index":62,"source":"arxiv_source","source_observed_at":"2026-08-06T05:36:21.140462Z"},"links":{"cited_paper":"/paper/2407.00088","citing_paper":"/paper/2508.01540"},"observation_digest":"sha256:f361f95189a59fa9120bd76e21a1ee8be799792694d2a7f32bcbd997306b64b2","observation_id":"1bec38ff-b4af-4ab2-98ed-3816e185f836","resolution":{"observed_at":"2026-08-06T05:36:21.140462Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge","version":2},"cited_work":{"arxiv_id":"2407.00088","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.00088","snapshot_observed_at":"2026-07-01T13:25:46.061978Z","title":"Luis Wiedmann, Aritra Roy Gosthipaty, and Andrés Marafioti","venue":null,"work_id":"5261f172-d14e-455a-ad29-c958c1f2d6af","year":2024},"citing_paper":{"arxiv_id":"2510.05109","last_updated":"2026-05-02T08:53:15Z","snapshot_observed_at":"2026-08-02T22:32:39.715247Z","submitted_at":"2025-09-25T22:28:44Z","title":"Tiny but Mighty: A Software-Hardware Co-Design Approach for Efficient Multimodal Inference on Battery-Powered Small Devices","version":6},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-18T13:27:03.042157Z"},"links":{"cited_paper":"/paper/2407.00088","citing_paper":"/paper/2510.05109"},"observation_digest":"sha256:a5ddbede6f1788e4c33a2b65abe273ecb55ac2280452ed3b98266a598d05859e","observation_id":"0f361584-2882-4299-aecf-1bd8ebae12fe","resolution":{"observed_at":"2026-05-18T13:31:25.406224Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge","version":2},"cited_work":{"arxiv_id":"2407.00088","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.00088","snapshot_observed_at":"2026-07-01T13:25:46.061978Z","title":"Luis Wiedmann, Aritra Roy Gosthipaty, and Andrés Marafioti","venue":null,"work_id":"5261f172-d14e-455a-ad29-c958c1f2d6af","year":2024},"citing_paper":{"arxiv_id":"2512.06443","last_updated":"2026-04-14T07:55:36Z","snapshot_observed_at":"2026-08-07T01:10:46.412155Z","submitted_at":"2025-12-06T14:14:01Z","title":"Vec-LUT: Vector Table Lookup for Parallel Ultra-Low-Bit LLM Inference on Edge Devices","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-05-17T00:46:48.862313Z"},"links":{"cited_paper":"/paper/2407.00088","citing_paper":"/paper/2512.06443"},"observation_digest":"sha256:97fa454d3e1c0c0ec569fe6eaaee49da3c2b4ff619da1317a0530e6e2f4fb726","observation_id":"4a5d6c7f-567c-4794-918c-949bd0c936f9","resolution":{"observed_at":"2026-05-17T00:48:45.823446Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge","version":2},"cited_work":{"arxiv_id":"2407.00088","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.00088","snapshot_observed_at":"2026-07-01T13:25:46.061978Z","title":"Luis Wiedmann, Aritra Roy Gosthipaty, and Andrés Marafioti","venue":null,"work_id":"5261f172-d14e-455a-ad29-c958c1f2d6af","year":2024},"citing_paper":{"arxiv_id":"2605.06485","last_updated":"2026-06-10T14:41:46Z","snapshot_observed_at":"2026-08-02T11:04:16.432773Z","submitted_at":"2026-05-07T16:07:39Z","title":"Litespark Inference For CPUs: Ultra-Fast SIMD Framework for Ternary (1.58-bit) Language Models","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-08T10:12:36.972813Z"},"links":{"cited_paper":"/paper/2407.00088","citing_paper":"/paper/2605.06485"},"observation_digest":"sha256:c603d5e157a0e5b0c77f2a79fb3f5283849b70483eb5b2e7bec9a0a28a2bd4b0","observation_id":"15c861ef-d9fc-4c4c-84fb-f200bf5f5295","resolution":{"observed_at":"2026-05-11T20:11:08.789001Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge","version":2},"cited_work":{"arxiv_id":"2407.00088","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.00088","snapshot_observed_at":"2026-07-01T13:25:46.061978Z","title":"Luis Wiedmann, Aritra Roy Gosthipaty, and Andrés Marafioti","venue":null,"work_id":"5261f172-d14e-455a-ad29-c958c1f2d6af","year":2024},"citing_paper":{"arxiv_id":"2605.06485","last_updated":"2026-06-10T14:41:46Z","snapshot_observed_at":"2026-08-02T11:04:16.432773Z","submitted_at":"2026-05-07T16:07:39Z","title":"Litespark Inference For CPUs: Ultra-Fast SIMD Framework for Ternary (1.58-bit) Language Models","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-06-30T23:12:52.038253Z"},"links":{"cited_paper":"/paper/2407.00088","citing_paper":"/paper/2605.06485"},"observation_digest":"sha256:ce1147769375ea49c20ef85dc41efc1c341e1c5798575bd894117ae088d3c000","observation_id":"3f850ddc-e1d1-4dab-b548-9c3c27d1990d","resolution":{"observed_at":"2026-07-01T13:25:46.064697Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.00088","snapshot_observed_at":"2026-08-05T17:37:20.142272Z","title":"T-MAC: CPU renaissance via table lookup for low-bit LLM deployment on edge,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.03514","last_updated":"2026-08-04T11:57:50Z","snapshot_observed_at":"2026-08-07T07:38:40.827608Z","submitted_at":"2026-08-04T11:57:50Z","title":"Beyond Peak TOPS/W: A System-Level Perspective on Hybrid Digital, Analogue and Neuromorphic Computing","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T17:37:20.142272Z"},"links":{"cited_paper":"/paper/2407.00088","citing_paper":"/paper/2608.03514"},"observation_digest":"sha256:d376c1486a89ca55c40ebce3889851d46049b64ac78e39eeb4060b9f3a68f84e","observation_id":"ee2b13ad-d4f6-41e0-9257-43f613c7105d","resolution":{"observed_at":"2026-08-05T17:37:20.142272Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2407.00088/citation-record","integrity":"/paper/2407.00088/integrity","json":"/paper/2407.00088/citation-record.json","paper":"/paper/2407.00088"},"outbound":[],"paper":{"arxiv_id":"2407.00088","last_updated":"2025-03-25T09:27:16Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-02T17:17:30.860461Z","submitted_at":"2024-06-25T08:38:38Z","title":"T-MAC: CPU Renaissance via Table Lookup for Low-Bit LLM Deployment on Edge"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 6 inbound Pith citation observations for arXiv:2407.00088."}