{"as_of":"2026-08-04T16:59:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:1861f70ae087343d509f8a09de1fe4b5fcf1f55470bcd4d47c449bd9c41d6760","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":18,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":18,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-04T06:34:03.388597+00:00","state":"measured"},{"denominator":18,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":18,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-03T10:08:39.950560Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T15:09:55.579871Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2507.04736","last_updated":"2026-04-10T04:48:11Z","snapshot_observed_at":"2026-08-02T06:48:38.838100Z","submitted_at":"2025-07-07T08:08:20Z","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-19T06:48:29.015759Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.04736"},"observation_digest":"sha256:9e8adea8168a99236528798467308e376559a5d32668c92d24a5c179be8b3399","observation_id":"7d5e0224-7642-48d0-933a-ffad530752a2","resolution":{"observed_at":"2026-05-19T06:52:08.299671Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-07-06T22:00:23.912390Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:835ab428ab8d4b61c269f1d1b54646c81b45d349f33b5b891b94503dd635cfda","observation_id":"eb763f17-06c6-48d0-b171-5590dbc2d541","resolution":{"observed_at":"2026-05-19T04:12:02.209092Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2512.03053","last_updated":"2026-04-16T21:39:03Z","snapshot_observed_at":"2026-08-02T21:53:03.786766Z","submitted_at":"2025-11-25T00:47:02Z","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-17T05:24:05.830241Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2512.03053"},"observation_digest":"sha256:b2b1cb5c34865c5a9dbf5544c3ef57d7d9609837497a5fb2507d20216ceb4a66","observation_id":"3b421b10-a84c-46b8-a9d8-30b342218a20","resolution":{"observed_at":"2026-05-17T05:29:05.103851Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2604.14709","last_updated":"2026-05-05T12:56:34Z","snapshot_observed_at":"2026-07-06T23:02:27.141640Z","submitted_at":"2026-04-16T07:19:34Z","title":"HWE-Bench: Benchmarking LLM Agents on Real-World Hardware Bug Repair Tasks","version":3},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-10T11:27:11.257817Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2604.14709"},"observation_digest":"sha256:22b79fe665c8694a6f4ba5c5249295fb153d77fee5fa7418468df4b4ec3f8b57","observation_id":"6c5d4d52-04c6-4add-96de-9499b0f039ca","resolution":{"observed_at":"2026-05-10T11:30:18.921558Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:4194f84b17e7d9f4ffa9842570a9288fb8d5be8d801834a44edf3e0722e0135e","observation_id":"cf86cddd-4bab-443a-b8c8-640df5c947e6","resolution":{"observed_at":"2026-05-10T10:49:56.222769Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2604.19856","last_updated":"2026-04-21T17:20:24Z","snapshot_observed_at":"2026-07-06T23:06:26.596990Z","submitted_at":"2026-04-21T17:20:24Z","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T01:24:08.563327Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2604.19856"},"observation_digest":"sha256:7e666c54dc0a72f5126d0df2ed5eeae7a3ed5b6e4164035e9314347a1473b6f1","observation_id":"0d6ba6b6-b1c6-4ade-815e-97e6020feda3","resolution":{"observed_at":"2026-05-11T13:36:08.297773Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-07-06T23:26:51.110846Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:42a278c46bfcb41c874fdb31b7a7cae54ff39e876f568cef62fbd5f5584d5958","observation_id":"d6c8ef86-10b7-4913-9dd3-fd0bcf07c3c5","resolution":{"observed_at":"2026-05-19T14:42:37.314756Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2605.25645","last_updated":"2026-06-05T11:34:29Z","snapshot_observed_at":"2026-08-02T20:24:51.239797Z","submitted_at":"2026-05-25T09:51:59Z","title":"Fine-Tuning and Serving Gemma 4 31B on Google Cloud TPU: A Technical Comparison with GPU Baselines","version":3},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-29T20:39:22.566208Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2605.25645"},"observation_digest":"sha256:83da39f86b1c1567d5f720df28669b4266adb0e606a222d869590b24bea5ade9","observation_id":"b666e4e6-8cdb-42e7-ad85-3229f4631567","resolution":{"observed_at":"2026-06-29T22:44:02.238453Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-07-06T23:36:20.072253Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:ee82f83565589575658f105583e99c03d09f2fc33f68b8b4463eb217a1936b5b","observation_id":"1bd2af05-0bed-4e29-944b-48a62446152f","resolution":{"observed_at":"2026-06-29T18:53:51.292619Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.04246","last_updated":"2026-06-02T21:52:48Z","snapshot_observed_at":"2026-07-06T23:44:23.633099Z","submitted_at":"2026-06-02T21:52:48Z","title":"StepPRM-RTL: Stepwise Process-Reward Guided LLM Fine-Tuning for Enhanced RTL Synthesis","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-28T09:35:34.571333Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.04246"},"observation_digest":"sha256:0406956375a056fd57c6e293d5a3a63341e21d6ebaed557247b8a62aa118fd28","observation_id":"a705916c-4410-4083-98f1-8da729de60d1","resolution":{"observed_at":"2026-07-02T03:56:34.644611Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.05680","last_updated":"2026-06-04T04:02:51Z","snapshot_observed_at":"2026-08-02T16:31:21.190227Z","submitted_at":"2026-06-04T04:02:51Z","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-27T23:06:44.339563Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.05680"},"observation_digest":"sha256:dc7f0739b4155714bfcae443dde664cd5bcfc5e4628d00416e88094b6f85171e","observation_id":"d53de3cd-0c63-4e63-9177-4943b3098bae","resolution":{"observed_at":"2026-07-02T15:57:07.370387Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.07925","last_updated":"2026-06-06T01:27:20Z","snapshot_observed_at":"2026-08-01T15:40:50.888679Z","submitted_at":"2026-06-06T01:27:20Z","title":"ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-27T20:22:27.538227Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.07925"},"observation_digest":"sha256:3174c60c2509392f05cbbb622d5e50d110e874e7c6fac9166b74c3fd062e8eed","observation_id":"395356ed-b272-477a-a96b-ff5822e40d56","resolution":{"observed_at":"2026-07-02T20:27:22.726396Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.09867","last_updated":"2026-06-01T03:07:31Z","snapshot_observed_at":"2026-08-03T18:08:10.281944Z","submitted_at":"2026-06-01T03:07:31Z","title":"EstRTL: Functional Estimation Guided RTL Code Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-06-28T12:34:05.493526Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.09867"},"observation_digest":"sha256:0c2bebcc01540d774f8861ed95292235368d879d8166c902dd7761b9d6fac0a8","observation_id":"40800197-a8a7-4c84-a4ba-df4b90c1bf01","resolution":{"observed_at":"2026-07-02T01:06:24.837494Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.23759","last_updated":"2026-06-22T09:15:40Z","snapshot_observed_at":"2026-08-02T11:57:05.747286Z","submitted_at":"2026-06-22T09:15:40Z","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-26T06:21:00.038218Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.23759"},"observation_digest":"sha256:a70d76c93db408452af79b41e64ffbfc5c8a1864329dd124f1221b07156a5db8","observation_id":"8af5ae9e-cc30-40e6-8807-5f5f0a8d851c","resolution":{"observed_at":"2026-07-04T12:39:49.544465Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":1},"reference_index":116,"source":"pdf_text","source_observed_at":"2026-06-26T01:48:58.638094Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:51b8068a3a8cc502ff275c327d80a06841a34976120cab4c8934d7e782a0d437","observation_id":"1af5f32f-ad87-40bf-8541-5a983a74f0ab","resolution":{"observed_at":"2026-07-04T15:09:55.581949Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":2},"reference_index":117,"source":"pdf_text","source_observed_at":"2026-06-30T10:15:10.471751Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:6e641f9b65734de1e1f1c5e0ba9910654f4277ac3a2392c00c0efab460af5c20","observation_id":"8db45597-cc1a-4865-8dd6-e2800e16bf3b","resolution":{"observed_at":"2026-06-30T12:44:39.762438Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-04T06:34:03.388597+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-02T10:03:40.527135Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":3},"reference_index":112,"source":"pdf_text","source_observed_at":"2026-08-02T10:03:40.527135Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:9c26f5de37300c08edeb9ebb58116a3b7ffbda2af48bbb8a65420c776a2cd32a","observation_id":"073632ca-d4c3-4310-891f-7401bfc85ec8","resolution":{"observed_at":"2026-08-02T10:03:40.527135Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-03T10:08:39.950560Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.29283","last_updated":"2026-07-31T10:55:01Z","snapshot_observed_at":"2026-08-04T16:27:48.628001Z","submitted_at":"2026-07-31T10:55:01Z","title":"RTLCurator: Label-Efficient Data Curation for RTL Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-03T10:08:39.950560Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2607.29283"},"observation_digest":"sha256:a2c09fe072ead1bb46ca02e46b47b8a24754cac305591ee4b2cbf734101798ba","observation_id":"1c890de6-b127-4db1-8764-e36269405178","resolution":{"observed_at":"2026-08-03T10:08:39.950560Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2407.10424/citation-record","integrity":"/paper/2407.10424/integrity","json":"/paper/2407.10424/citation-record.json","paper":"/paper/2407.10424"},"outbound":[],"paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","latest_version":5,"primary_category":"cs.PL","snapshot_observed_at":"2026-07-06T18:46:14.144689Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-04T06:34:03.388597+00:00","source":"crossref"},{"observed_at":"2026-08-04T06:33:57.428241+00:00","source":"retraction_watch"}],"thesis":"As of 4 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 18 inbound Pith citation observations for arXiv:2407.10424."}