{"as_of":"2026-08-08T11:04:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a55bbbba81b62d88a24d99e4c9e9de13d49915cd05a36e4e815b3cccbe94379a","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T18:54:02.632033Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-06-29T18:53:51.272726Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2407.18333","last_updated":"2024-07-21T16:42:45Z","snapshot_observed_at":"2026-07-06T18:52:07.765911Z","submitted_at":"2024-07-21T16:42:45Z","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.18333","snapshot_observed_at":"2026-08-06T18:54:02.632033Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-08T10:58:07.113782Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:02.632033Z"},"links":{"cited_paper":"/paper/2407.18333","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:dee65591ca3e159603d4cbe9e2a1496bc8a19089821c4b3cc6d719b098b5ede2","observation_id":"651476be-b7fa-4c98-a809-4d4b97d7c193","resolution":{"observed_at":"2026-08-06T18:54:02.632033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.18333","last_updated":"2024-07-21T16:42:45Z","snapshot_observed_at":"2026-07-06T18:52:07.765911Z","submitted_at":"2024-07-21T16:42:45Z","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.18333","snapshot_observed_at":"2026-08-06T15:19:52.617478Z","title":"Autovcoder: A systematic framework for automated verilog code generation using llms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:52.617478Z"},"links":{"cited_paper":"/paper/2407.18333","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:be0c1b96cbd6baad35cd086ec9c79c2edc170abf0028a4a5259afc9c7c10051e","observation_id":"536449ab-59c9-49f3-bb65-ba1989259657","resolution":{"observed_at":"2026-08-06T15:19:52.617478Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.18333","last_updated":"2024-07-21T16:42:45Z","snapshot_observed_at":"2026-07-06T18:52:07.765911Z","submitted_at":"2024-07-21T16:42:45Z","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","version":1},"cited_work":{"arxiv_id":"2407.18333","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.18333","snapshot_observed_at":"2026-06-29T18:53:51.272726Z","title":"Autovcoder: A systematic framework for automated verilog code generation using llms,","venue":null,"work_id":"64aacd00-8cce-4d1f-9479-747ace912a4b","year":2024},"citing_paper":{"arxiv_id":"2512.03053","last_updated":"2026-04-16T21:39:03Z","snapshot_observed_at":"2026-08-02T21:53:03.786766Z","submitted_at":"2025-11-25T00:47:02Z","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-17T05:24:05.830241Z"},"links":{"cited_paper":"/paper/2407.18333","citing_paper":"/paper/2512.03053"},"observation_digest":"sha256:df3738842b14a45de69e30e511700778a073fe40a98cba70094943d4eaa5f7fd","observation_id":"a01c5d4c-b49f-4788-83bd-d727f645bd83","resolution":{"observed_at":"2026-05-17T05:29:05.089638Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.18333","last_updated":"2024-07-21T16:42:45Z","snapshot_observed_at":"2026-07-06T18:52:07.765911Z","submitted_at":"2024-07-21T16:42:45Z","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs","version":1},"cited_work":{"arxiv_id":"2407.18333","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.18333","snapshot_observed_at":"2026-06-29T18:53:51.272726Z","title":"Autovcoder: A systematic framework for automated verilog code generation using llms,","venue":null,"work_id":"64aacd00-8cce-4d1f-9479-747ace912a4b","year":2024},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-07-06T23:36:20.072253Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2407.18333","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:b6e93b9c8f12eb57522d97b126dd937290faf0366c685dd0cf43388bc6049d04","observation_id":"294f0866-faf9-4a24-9860-b9cc3cb2efe4","resolution":{"observed_at":"2026-06-29T18:53:51.274651Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2407.18333/citation-record","integrity":"/paper/2407.18333/integrity","json":"/paper/2407.18333/citation-record.json","paper":"/paper/2407.18333"},"outbound":[],"paper":{"arxiv_id":"2407.18333","last_updated":"2024-07-21T16:42:45Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T18:52:07.765911Z","submitted_at":"2024-07-21T16:42:45Z","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2407.18333."}