{"as_of":"2026-08-07T20:07:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:63e08410ff60d473c29f6ce0fee7044a824bbb49b220ec52b1fa7857a2d79ccd","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":3,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":3,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":3,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:27:36.151403Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-14T20:32:57.095809Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2408.02793","last_updated":"2024-08-05T19:19:30Z","snapshot_observed_at":"2026-08-05T01:53:05.751348Z","submitted_at":"2024-08-05T19:19:30Z","title":"Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.02793","snapshot_observed_at":"2026-08-07T05:27:36.151403Z","title":"Evaluating large language models for automatic register transfer logic generation via high-level synthesis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07945","last_updated":"2025-07-15T16:24:28Z","snapshot_observed_at":"2026-08-07T05:19:24.959340Z","submitted_at":"2025-06-09T17:10:47Z","title":"ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T05:27:36.151403Z"},"links":{"cited_paper":"/paper/2408.02793","citing_paper":"/paper/2506.07945"},"observation_digest":"sha256:0eb95479ed8faaa5b72d3bbf45ef6a2c5036bf46a569995e6ee08f29f9e51590","observation_id":"04278365-2610-4d17-b8bd-c3e561e715ff","resolution":{"observed_at":"2026-08-07T05:27:36.151403Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.02793","last_updated":"2024-08-05T19:19:30Z","snapshot_observed_at":"2026-08-05T01:53:05.751348Z","submitted_at":"2024-08-05T19:19:30Z","title":"Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.02793","snapshot_observed_at":"2026-08-07T00:31:00.553945Z","title":"Evaluating large language models for automatic register transfer logic generation via high-level synthesis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.13905","last_updated":"2025-09-08T18:17:46Z","snapshot_observed_at":"2026-08-07T17:09:46.132647Z","submitted_at":"2025-06-16T18:33:25Z","title":"Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T00:31:00.553945Z"},"links":{"cited_paper":"/paper/2408.02793","citing_paper":"/paper/2506.13905"},"observation_digest":"sha256:9c2026007bc0d7c9a9217d2294bb00a1fc2000c9e533744429ebfc659fc2e26e","observation_id":"0ce3fab5-8d44-4723-98fa-6967ca215c9b","resolution":{"observed_at":"2026-08-07T00:31:00.553945Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.02793","last_updated":"2024-08-05T19:19:30Z","snapshot_observed_at":"2026-08-05T01:53:05.751348Z","submitted_at":"2024-08-05T19:19:30Z","title":"Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis","version":1},"cited_work":{"arxiv_id":"2408.02793","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.02793","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Swaroopaet al.2024","venue":null,"work_id":"98a02d49-ea61-4972-9270-eea1a7311072","year":2024},"citing_paper":{"arxiv_id":"2605.13536","last_updated":"2026-05-13T13:47:03Z","snapshot_observed_at":"2026-08-06T20:29:28.442258Z","submitted_at":"2026-05-13T13:47:03Z","title":"HLS-Seek: QoR-Aware Code Generation for High-Level Synthesis via Proxy Comparative Reward Reinforcement Learning","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-14T20:31:33.331498Z"},"links":{"cited_paper":"/paper/2408.02793","citing_paper":"/paper/2605.13536"},"observation_digest":"sha256:83328e474a3c841a314ee12aab2d4e1a6f0dfd9b5d0e493cba9b6e2372db5039","observation_id":"6bc92dcf-36b7-4490-ba7f-addce36672a4","resolution":{"observed_at":"2026-05-14T20:32:57.098956Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2408.02793/citation-record","integrity":"/paper/2408.02793/integrity","json":"/paper/2408.02793/citation-record.json","paper":"/paper/2408.02793"},"outbound":[],"paper":{"arxiv_id":"2408.02793","last_updated":"2024-08-05T19:19:30Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T01:53:05.751348Z","submitted_at":"2024-08-05T19:19:30Z","title":"Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 3 inbound Pith citation observations for arXiv:2408.02793."}