{"as_of":"2026-08-18T14:56:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:de6f2a843a188d30687fec653c52857e4473d5c8af8ac0b2163e77b546c39e09","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":20,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":20,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":20,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":20,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T11:50:20.269954Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-07-08T21:15:39.010325Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-11T23:05:38.262478Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.02906","last_updated":"2024-12-03T23:19:40Z","snapshot_observed_at":"2026-08-15T04:44:04.372418Z","submitted_at":"2024-12-03T23:19:40Z","title":"Does Few-Shot Learning Help LLM Performance in Code Synthesis?","version":1},"reference_index":20,"source":"arxiv_source","source_observed_at":"2026-08-11T23:05:38.262478Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2412.02906"},"observation_digest":"sha256:a20cc6950ba078d61e61021c253e6abebcf375c248bdaba760c06926b2e94ea4","observation_id":"90b2374b-aa5d-4fcd-9e43-833bb684df84","resolution":{"observed_at":"2026-08-11T23:05:38.262478Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-12T15:59:15.186427Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.04485","last_updated":"2024-11-21T00:37:51Z","snapshot_observed_at":"2026-08-15T22:07:01.105247Z","submitted_at":"2024-11-21T00:37:51Z","title":"EDA-Aware RTL Generation with Large Language Models","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T15:59:15.186427Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2412.04485"},"observation_digest":"sha256:a457676a531d864fda6d76978b2a6e212e23e8613f9b7195e7a0654fb5d54921","observation_id":"2e7e66c8-f512-404e-b924-4f7c070efafd","resolution":{"observed_at":"2026-08-12T15:59:15.186427Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-12T10:49:36.066252Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.05311","last_updated":"2024-11-28T04:29:17Z","snapshot_observed_at":"2026-08-16T14:24:41.805153Z","submitted_at":"2024-11-28T04:29:17Z","title":"DRC-Coder: Automated DRC Checker Code Generation Using LLM Autonomous Agent","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T10:49:36.066252Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2412.05311"},"observation_digest":"sha256:9cdad2859aacc413f931395bbbfc85ecd4954c32f91875ccbc15d77dea660d30","observation_id":"61bdbb85-ca32-4276-98ea-665127f222cf","resolution":{"observed_at":"2026-08-12T10:49:36.066252Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-11T18:27:06.505269Z","title":"Verilogcoder: Autonomous Verilog coding agents with graph-based planning and abstract syntax tree (AST)- based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.07822","last_updated":"2024-12-10T21:53:55Z","snapshot_observed_at":"2026-08-18T10:36:03.059650Z","submitted_at":"2024-12-10T21:53:55Z","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T18:27:06.505269Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2412.07822"},"observation_digest":"sha256:4b214acbecede2e0ed454815af33aa86e2db295539b9a4d4e64c886a0e4d158b","observation_id":"b476b7d1-24aa-40a4-90df-1968ffaac446","resolution":{"observed_at":"2026-08-11T18:27:06.505269Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-10T19:49:55.547693Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.09655","last_updated":"2025-01-16T16:51:59Z","snapshot_observed_at":"2026-08-17T13:09:52.130334Z","submitted_at":"2025-01-16T16:51:59Z","title":"A Survey of Research in Large Language Models for Electronic Design Automation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-10T19:49:55.547693Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2501.09655"},"observation_digest":"sha256:e916d47ded16aa47567bd8b5c56ddfee3f59a026bc1e37a31031f68e1e9fc891","observation_id":"2ce78c31-8904-4095-9112-6c6646837950","resolution":{"observed_at":"2026-08-10T19:49:55.547693Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-10T16:58:06.890705Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-15T15:01:17.903365Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.890705Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:d274145e0d1b9eba7d9ce171200b4588dd9b52dfc46502feb5b6aabc05deadd8","observation_id":"e1d3f5d1-3747-4176-9e33-779c4bf5215b","resolution":{"observed_at":"2026-08-10T16:58:06.890705Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-16T11:50:20.269954Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)- based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.14560","last_updated":"2025-05-01T03:06:06Z","snapshot_observed_at":"2026-08-16T11:43:56.979429Z","submitted_at":"2025-04-20T10:16:59Z","title":"ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model","version":3},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-16T11:50:20.269954Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2504.14560"},"observation_digest":"sha256:a76fb3b39ac894e78d0c5a27245fa55ee65e1853ac456efd220186075672fc40","observation_id":"34571710-e292-4ac7-a1aa-d73c7006cce6","resolution":{"observed_at":"2026-08-16T11:50:20.269954Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-07T14:11:56.124275Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)- based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.19734","last_updated":"2025-05-26T09:20:07Z","snapshot_observed_at":"2026-08-17T14:45:09.113504Z","submitted_at":"2025-05-26T09:20:07Z","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T14:11:56.124275Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2505.19734"},"observation_digest":"sha256:982a504175481f19850ae49e2ac41f7182f654349e43f5a9430bb109a49c75c7","observation_id":"eb10efc6-382d-45b9-9d9a-64e472642abd","resolution":{"observed_at":"2026-08-07T14:11:56.124275Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-07T10:45:07.049695Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.049695Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:6c11002c2c05554a0695b0628c590bc86b35b6932e47114083d8a7710bc38305","observation_id":"c87a8029-60ca-4c64-8309-b67ce53715d1","resolution":{"observed_at":"2026-08-07T10:45:07.049695Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-07T00:31:00.491880Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)- based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.13905","last_updated":"2025-09-08T18:17:46Z","snapshot_observed_at":"2026-08-13T17:40:18.739360Z","submitted_at":"2025-06-16T18:33:25Z","title":"Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T00:31:00.491880Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2506.13905"},"observation_digest":"sha256:f0bacc58e251821183c08cc4a4996b33f192809055e26fee0887de9d711031a3","observation_id":"d9e31526-002e-4763-8e01-bcc9f64d5a17","resolution":{"observed_at":"2026-08-07T00:31:00.491880Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-15T19:59:24.418817Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-16T21:51:53.107849Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-15T19:59:24.418817Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2506.14074"},"observation_digest":"sha256:e758ecb57359492013ea75f3c4c8c9e18e0552c3981af4673a483db772565b3c","observation_id":"59e82c01-446d-4df1-9992-4b23ef37607a","resolution":{"observed_at":"2026-08-15T19:59:24.418817Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-06T19:10:41.813419Z","title":"Verilogcoder: Autonomous Verilog coding agents with graph-based planning and Abstract Syntax Tree (AST)-based waveform tracing tool,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.813419Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:c5b9c6902262a1a0e0883a1c1ea7076f2d8c9ed944b9ba7ef78f3e51504cf192","observation_id":"b77d8ad3-8379-48bf-9045-881bfb7c215a","resolution":{"observed_at":"2026-08-06T19:10:41.813419Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-06T15:51:34.474735Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-14T09:41:16.336800Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.474735Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:68890ffd366d16dbb8adfa5b3ce5df65ed15acd37d49e537fffc2b4cabe6ea62","observation_id":"1b19a9a2-49fc-40db-a293-6770d9c746cf","resolution":{"observed_at":"2026-08-06T15:51:34.474735Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-04T20:43:13.889616Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)- based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.08416","last_updated":"2025-09-10T09:00:32Z","snapshot_observed_at":"2026-08-13T19:41:50.631324Z","submitted_at":"2025-09-10T09:00:32Z","title":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-04T20:43:13.889616Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2509.08416"},"observation_digest":"sha256:77fb50953b96b1556dd1ccc4e9bdd0e31b59ded53d66120e18887df1bb9ff6ec","observation_id":"beb07df9-a0a9-413c-aaa0-debd7014c7b9","resolution":{"observed_at":"2026-08-04T20:43:13.889616Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":"2408.08927","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-07-08T21:15:39.010325Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":"cs.AI","work_id":"0515df68-0b7f-4444-9310-0fb92971f10c","year":2024},"citing_paper":{"arxiv_id":"2604.05963","last_updated":"2026-04-07T14:56:38Z","snapshot_observed_at":"2026-08-11T05:10:57.828287Z","submitted_at":"2026-04-07T14:56:38Z","title":"QiMeng-PRepair: Precise Code Repair via Edit-Aware Reward Optimization","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-10T18:41:12.750879Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2604.05963"},"observation_digest":"sha256:c6f737f86da816cf6653cbd0380d4ff59baeaf8b5cbdf5d640923b5aad0df7e7","observation_id":"f36aaa1b-a9a6-49cc-aa36-5fc62430de9b","resolution":{"observed_at":"2026-05-11T00:10:50.872757Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":"2408.08927","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-07-08T21:15:39.010325Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":"cs.AI","work_id":"0515df68-0b7f-4444-9310-0fb92971f10c","year":2024},"citing_paper":{"arxiv_id":"2604.18162","last_updated":"2026-04-20T12:25:49Z","snapshot_observed_at":"2026-08-17T20:21:26.196358Z","submitted_at":"2026-04-20T12:25:49Z","title":"VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-10T04:04:47.376762Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2604.18162"},"observation_digest":"sha256:e829318d2b62e3e7f8fa9dd301c94920a70611e6a4fe4be1346c8929165206a4","observation_id":"0117f4e1-1b78-4f4b-a760-6f7d5cdad95e","resolution":{"observed_at":"2026-05-11T12:11:06.988866Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":"2408.08927","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-07-08T21:15:39.010325Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":"cs.AI","work_id":"0515df68-0b7f-4444-9310-0fb92971f10c","year":2024},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-08-15T17:04:05.201143Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:b0c759a3af4f1d66de52f223e742f73af8915f2046e79b0980ade61e84a4bf84","observation_id":"27ae1e51-51f3-4e91-9437-786c3602cadb","resolution":{"observed_at":"2026-05-19T14:42:37.333607Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":"2408.08927","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-07-08T21:15:39.010325Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":"cs.AI","work_id":"0515df68-0b7f-4444-9310-0fb92971f10c","year":2024},"citing_paper":{"arxiv_id":"2606.08976","last_updated":"2026-06-08T03:21:33Z","snapshot_observed_at":"2026-08-13T04:48:37.554753Z","submitted_at":"2026-06-08T03:21:33Z","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-27T17:01:24.292776Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2606.08976"},"observation_digest":"sha256:287642453ff0590937b411e638d87cbd6590502542936e52c21310597b39caed","observation_id":"5ce2ef4f-c898-4db5-97ee-a47e55fff009","resolution":{"observed_at":"2026-07-03T00:47:30.477407Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":"2408.08927","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-07-08T21:15:39.010325Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":"cs.AI","work_id":"0515df68-0b7f-4444-9310-0fb92971f10c","year":2024},"citing_paper":{"arxiv_id":"2606.28279","last_updated":"2026-06-26T17:21:06Z","snapshot_observed_at":"2026-08-14T07:48:28.223123Z","submitted_at":"2026-06-26T17:21:06Z","title":"Agentic Hardware Design as Repository-Level Code Evolution","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-06-29T01:49:07.838897Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2606.28279"},"observation_digest":"sha256:46fcbc50dd8e0a12d36031ea5f819da8efe21871ed2e335be363943ebd52c616","observation_id":"afa0a7f6-7a63-4d89-b878-2fc2dd477b12","resolution":{"observed_at":"2026-07-01T18:45:58.312954Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":"2408.08927","doi":null,"metadata_source":"pith","pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-07-08T21:15:39.010325Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool","venue":"cs.AI","work_id":"0515df68-0b7f-4444-9310-0fb92971f10c","year":2024},"citing_paper":{"arxiv_id":"2607.05915","last_updated":"2026-08-03T09:30:57Z","snapshot_observed_at":"2026-08-14T10:45:20.885322Z","submitted_at":"2026-07-07T07:09:46Z","title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-07-11T11:50:26.030339Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2607.05915"},"observation_digest":"sha256:ed00e212d7a6a00fe9f76b97109dbe6b0069133fa4e25c55b3537505cd36243e","observation_id":"0671b520-98e2-40dc-b0a8-6097627915ec","resolution":{"observed_at":"2026-07-08T21:15:39.011721Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2408.08927/citation-record","integrity":"/paper/2408.08927/integrity","json":"/paper/2408.08927/citation-record.json","paper":"/paper/2408.08927"},"outbound":[],"paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","latest_version":2,"primary_category":"cs.AI","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 20 inbound Pith citation observations for arXiv:2408.08927."}