{"as_of":"2026-08-07T16:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7c4adfa72015aa3fcabe70dac6ea27e7dd91047eb224d92aa99975fdf8521a6b","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":12,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":12,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":12,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":12,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T14:11:56.644594Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T19:08:49.846394Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-07T14:11:56.644594Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.19734","last_updated":"2025-05-26T09:20:07Z","snapshot_observed_at":"2026-08-07T14:05:10.339781Z","submitted_at":"2025-05-26T09:20:07Z","title":"ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T14:11:56.644594Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2505.19734"},"observation_digest":"sha256:68a14b3084da85c419222596aa625abfd42f83c505ef16f72dcdd8149f223bd0","observation_id":"31f7419a-37ad-44e6-bb27-cbf6df3999b4","resolution":{"observed_at":"2026-08-07T14:11:56.644594Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-07T10:45:07.093846Z","title":"Revisiting verilogeval: A year of improvements in large-language models for hardware code generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-07T10:37:19.750438Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.093846Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:76b3424ee4ab00dfe681500fa13bb759ad989bf7e09a23644e5cdaf942e9bb05","observation_id":"29da22fa-84f2-4fec-852f-6c326b303e99","resolution":{"observed_at":"2026-08-07T10:45:07.093846Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-06T15:19:53.956140Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:53.956140Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:924f77daccf3c795ec921db2206800306f204bbaa13a02474d0bd1348d95ad31","observation_id":"e3599c72-cd69-4338-945a-42a057a0a49a","resolution":{"observed_at":"2026-08-06T15:19:53.956140Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-05T16:28:24.367469Z","title":"Pinckney, C","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":29,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:24.367469Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:975e8dd67a346d587a4b8b9eb9368a7850cab9997678c1f0fe049c6b21ad5ec1","observation_id":"09dc13c3-c7ea-4364-bdf8-502aeafa3a8e","resolution":{"observed_at":"2026-08-05T16:28:24.367469Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2604.23355","last_updated":"2026-05-18T06:50:33Z","snapshot_observed_at":"2026-07-06T23:09:34.300163Z","submitted_at":"2026-04-25T15:44:48Z","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-08T08:22:04.845485Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2604.23355"},"observation_digest":"sha256:39f1e79ffa01adbda5b261219a6e929a9bfcb0e690d690e832eb448701e5692d","observation_id":"9fbc4818-8d3f-448f-b375-8ac0544a7e9d","resolution":{"observed_at":"2026-05-11T20:41:10.275700Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2604.23355","last_updated":"2026-05-18T06:50:33Z","snapshot_observed_at":"2026-07-06T23:09:34.300163Z","submitted_at":"2026-04-25T15:44:48Z","title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-21T09:15:26.963601Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2604.23355"},"observation_digest":"sha256:e00720cd01cf9495d9090aff6ada5debc542e8f99075d6385f2174a09f03b3e3","observation_id":"ae7451e5-aae2-4b27-ba5b-60b3a76d8db8","resolution":{"observed_at":"2026-05-21T09:19:56.727585Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2605.12857","last_updated":"2026-05-13T01:04:21Z","snapshot_observed_at":"2026-08-06T10:10:06.301711Z","submitted_at":"2026-05-13T01:04:21Z","title":"ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-06-30T21:59:20.163621Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2605.12857"},"observation_digest":"sha256:73fd3a1644bf07390ae8bd69975aca37bbcbae84ca85c17b74d491fcd45dc1ba","observation_id":"22bbada9-d4e1-4e6d-8938-0f61a7510787","resolution":{"observed_at":"2026-06-30T22:05:05.880846Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-07-06T23:26:51.110846Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:d405ee57f360163d9317738793857ac96d680ed42d342391925ed8ccf460dafc","observation_id":"77394ed8-6091-4f9b-8004-17167dafae0d","resolution":{"observed_at":"2026-05-19T14:42:37.327335Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2605.26097","last_updated":"2026-05-25T17:54:34Z","snapshot_observed_at":"2026-07-06T23:36:01.564747Z","submitted_at":"2026-05-25T17:54:34Z","title":"Forgetting in Language Models: Capacity, Optimization, and Self-Generated Replay","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-06-29T23:15:45.174086Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2605.26097"},"observation_digest":"sha256:ff2499a8cde59aeafa665bfe1240b6958c527bc448f64f5105ece522850238ce","observation_id":"c51933ed-f1d4-4647-9eb7-817f9c215108","resolution":{"observed_at":"2026-06-29T23:24:01.984466Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-07-06T23:36:20.072253Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:bade7df08092c8a10680cbceae9af940c051d8e9195f8d7220fb4b3a9a9bd5e9","observation_id":"13018004-98c7-48c8-9a35-5ea85ec5a26c","resolution":{"observed_at":"2026-06-29T18:53:51.245169Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2606.08976","last_updated":"2026-06-08T03:21:33Z","snapshot_observed_at":"2026-08-05T21:37:24.037085Z","submitted_at":"2026-06-08T03:21:33Z","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-06-27T17:01:24.292776Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2606.08976"},"observation_digest":"sha256:eeb278457abcbcb9dce0ab475af87143d648332b3c70fe337438eb167cd4e4ff","observation_id":"008be894-4bf0-4a57-8aeb-47b0309656c1","resolution":{"observed_at":"2026-07-03T00:47:30.498364Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":"2408.11053","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-07-03T19:08:49.846394Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks","venue":null,"work_id":"0fdba94d-151b-49dd-8e85-ce72853aa7f8","year":2024},"citing_paper":{"arxiv_id":"2606.17253","last_updated":"2026-06-15T19:54:57Z","snapshot_observed_at":"2026-08-04T10:16:04.732210Z","submitted_at":"2026-06-15T19:54:57Z","title":"PDAGENT-BENCH: Characterizing, Grounding, and Architecting LLM Agents for VLSI Physical Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-06-27T02:11:34.174504Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2606.17253"},"observation_digest":"sha256:693e1bfead38ccd91e78de1110f17687770ac05eac10fad06d0c228d84840388","observation_id":"2d844b85-5e81-40c6-86f2-fa2884421131","resolution":{"observed_at":"2026-07-03T19:08:49.847891Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-07T06:34:17.273281+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2408.11053/citation-record","integrity":"/paper/2408.11053/integrity","json":"/paper/2408.11053/citation-record.json","paper":"/paper/2408.11053"},"outbound":[],"paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T19:03:39.672411Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 12 inbound Pith citation observations for arXiv:2408.11053."}