{"as_of":"2026-08-18T04:29:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ae82ba103a5d126a707ff653548cc197c1ee842f77f21907a4626c7041ec930a","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-17T06:30:58.91139+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T19:29:21.389888Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":1,"source":"pith","source_observed_at":"2026-08-10T05:30:23.456663Z","state":"measured"}],"external_citation_measurements":[{"count":3,"observed_at":"2026-08-10T05:30:23.456663Z","source":"pith"}],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2409.08141","last_updated":"2025-04-24T08:39:13Z","snapshot_observed_at":"2026-08-17T15:05:40.217267Z","submitted_at":"2024-09-12T15:34:23Z","title":"Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.08141","snapshot_observed_at":"2026-08-10T19:29:21.389888Z","title":"Rethinking Pro- grammed I/O for Fast Devices, Cheap Cores, and Coherent Intercon- nects, Sept","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.10138","last_updated":"2025-04-23T10:48:52Z","snapshot_observed_at":"2026-08-12T07:33:48.763079Z","submitted_at":"2025-01-17T12:01:28Z","title":"The NIC should be part of the OS","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-10T19:29:21.389888Z"},"links":{"cited_paper":"/paper/2409.08141","citing_paper":"/paper/2501.10138"},"observation_digest":"sha256:c22b7beae799eede0f49f0980409f90f886e962f2c610de4e105a136882acc8d","observation_id":"463d234d-a11e-4778-bc2b-238b27dfd3d6","resolution":{"observed_at":"2026-08-10T19:29:21.389888Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.08141","last_updated":"2025-04-24T08:39:13Z","snapshot_observed_at":"2026-08-17T15:05:40.217267Z","submitted_at":"2024-09-12T15:34:23Z","title":"Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects","version":3},"cited_work":{"arxiv_id":"2409.08141","doi":"10.48550/arxiv.2409.08141","metadata_source":"pith","pith_arxiv_id":"2409.08141","snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects","venue":"cs.AR","work_id":"2af63b23-3bbb-43f2-be8b-e70eb721fad9","year":2024},"citing_paper":{"arxiv_id":"2506.09758","last_updated":"2025-09-05T10:39:03Z","snapshot_observed_at":"2026-08-17T21:03:44.331181Z","submitted_at":"2025-06-11T14:03:13Z","title":"Mainframe-Style Channel Controllers for Modern Disaggregated Memory Systems","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T04:44:43.167362Z"},"links":{"cited_paper":"/paper/2409.08141","citing_paper":"/paper/2506.09758"},"observation_digest":"sha256:24b319441117a8456def86f9fbd866fc5712786e883bd68875b6f1933764ca28","observation_id":"08d2fe62-5a94-4208-98bf-6a8d00cf8dec","resolution":{"observed_at":"2026-08-07T04:44:45.093112Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-17T06:30:58.91139+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2409.08141/citation-record","integrity":"/paper/2409.08141/integrity","json":"/paper/2409.08141/citation-record.json","paper":"/paper/2409.08141"},"outbound":[],"paper":{"arxiv_id":"2409.08141","last_updated":"2025-04-24T08:39:13Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-17T15:05:40.217267Z","submitted_at":"2024-09-12T15:34:23Z","title":"Rethinking Programmed I/O for Fast Devices, Cheap Cores, and Coherent Interconnects"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-17T06:30:58.91139+00:00","source":"crossref"},{"observed_at":"2026-08-17T06:30:54.323127+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2409.08141."}