{"as_of":"2026-08-08T07:18:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:9a22fa344ce94dd7f4724e516e485956dd07b621ccd58d25b1ed87e14d52301d","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":6,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":6,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":6,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":6,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T04:18:23.084403Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T00:47:30.499918Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-08-06T23:29:21.675304Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.17865","last_updated":"2025-06-22T01:21:03Z","snapshot_observed_at":"2026-08-06T23:21:05.705395Z","submitted_at":"2025-06-22T01:21:03Z","title":"LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T23:29:21.675304Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2506.17865"},"observation_digest":"sha256:6f00e1d4f87790cf2696cdb6d1a421db3f228c019401237d1d8f48c1550bdba0","observation_id":"655f67c0-73d6-4a98-83ad-59c58bf4de37","resolution":{"observed_at":"2026-08-06T23:29:21.675304Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-08-06T22:55:09.379104Z","title":"Fveval: Understanding language model capabilities in formal verification of digital hardware,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.20415","last_updated":"2025-06-25T13:31:13Z","snapshot_observed_at":"2026-08-08T03:32:38.696600Z","submitted_at":"2025-06-25T13:31:13Z","title":"SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-06T22:55:09.379104Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2506.20415"},"observation_digest":"sha256:57b41b3a07403b6399ce919c86ff998173bb6b0b4ccc8c86b9c6f3e96a21bd80","observation_id":"98ff1636-de98-4b97-ab8b-3b2b14d63cbc","resolution":{"observed_at":"2026-08-06T22:55:09.379104Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-08-07T04:18:23.084403Z","title":"FVEval: Understanding language model capabilities in formal verification of digital hardware,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.21569","last_updated":"2025-06-12T17:52:06Z","snapshot_observed_at":"2026-08-07T04:10:44.217639Z","submitted_at":"2025-06-12T17:52:06Z","title":"Hybrid-NL2SVA: Integrating RAG and Finetuning for LLM-based NL2SVA","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T04:18:23.084403Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2506.21569"},"observation_digest":"sha256:325715d93608a7441295b34ec4236bc047025ddf8c7eec42b2abbfcfc829db31","observation_id":"34a53360-9e81-4a07-888f-5cd4f8be435a","resolution":{"observed_at":"2026-08-07T04:18:23.084403Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-08-06T19:58:08.613716Z","title":"Fveval: Understanding language model capabilities in for- mal verification of digital hardware","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.04276","last_updated":"2025-07-06T07:32:01Z","snapshot_observed_at":"2026-08-07T21:51:20.262967Z","submitted_at":"2025-07-06T07:32:01Z","title":"FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T19:58:08.613716Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2507.04276"},"observation_digest":"sha256:87a73b2d81dc1e943fb261ccdf9a024fd5c81905050c2097bcaa2b6a87b90b6f","observation_id":"32500853-a472-48d3-8eb4-c177ce6a5462","resolution":{"observed_at":"2026-08-06T19:58:08.613716Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":"2410.23299","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-07-03T00:47:30.499918Z","title":"FVEval: Understanding language model capabilities in formal verification of digital hardware","venue":null,"work_id":"3e749d43-2452-4b41-912c-be110fb9d9a9","year":2024},"citing_paper":{"arxiv_id":"2604.23100","last_updated":"2026-04-25T01:46:33Z","snapshot_observed_at":"2026-08-05T22:13:27.111745Z","submitted_at":"2026-04-25T01:46:33Z","title":"From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-08T08:19:42.493657Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2604.23100"},"observation_digest":"sha256:6604caaa34b961ff880a546f53c016e64d0a52d32b7c35dad85a8948addb3ceb","observation_id":"4b48f656-7762-483c-b8c6-ade08487bf95","resolution":{"observed_at":"2026-05-11T20:41:11.807593Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","version":1},"cited_work":{"arxiv_id":"2410.23299","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2410.23299","snapshot_observed_at":"2026-07-03T00:47:30.499918Z","title":"FVEval: Understanding language model capabilities in formal verification of digital hardware","venue":null,"work_id":"3e749d43-2452-4b41-912c-be110fb9d9a9","year":2024},"citing_paper":{"arxiv_id":"2606.08976","last_updated":"2026-06-08T03:21:33Z","snapshot_observed_at":"2026-08-05T21:37:24.037085Z","submitted_at":"2026-06-08T03:21:33Z","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-06-27T17:01:24.292776Z"},"links":{"cited_paper":"/paper/2410.23299","citing_paper":"/paper/2606.08976"},"observation_digest":"sha256:0daa15cb998be22b917785da89c24b92fd8cdbf0809951da398a3c7363432e7e","observation_id":"0ee511b1-cbfc-46d5-8f16-e56062feb309","resolution":{"observed_at":"2026-07-03T00:47:30.501669Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2410.23299/citation-record","integrity":"/paper/2410.23299/integrity","json":"/paper/2410.23299/citation-record.json","paper":"/paper/2410.23299"},"outbound":[],"paper":{"arxiv_id":"2410.23299","last_updated":"2024-10-15T21:48:57Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T08:20:00.655408Z","submitted_at":"2024-10-15T21:48:57Z","title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 6 inbound Pith citation observations for arXiv:2410.23299."}